# USB

Source: [https://docs.qualcomm.com/doc/80-70014-4/topic/usb-developer-touchpoints.html](https://docs.qualcomm.com/doc/80-70014-4/topic/usb-developer-touchpoints.html)

The DT properties for USB allow you to adjust the USB signal quality.

For information about USB features and architecture, see [USB](https://docs.qualcomm.com/bundle/publicresource/topics/80-70015-8/usb.html).

The DT file path at the Linux host machine is:
                /boot\_images/boot/Settings/Soc/&lt;Chipset&gt;/Core/WiredConnectivity/USB/usb\_sw\_cfg.dtsi
            .

Table : USB DT properties

| Property name | Property description | Data type | Possible values/value range | Device behavior |
| --- | --- | --- | --- | --- |
| path=/soc/usb0/hs\_phy\_cfg | Applies to the primary USB controller high-speed PHY (HSPHY) for<br>                            configuring the USB signal quality. | UINT32-array | <ul class="ul" id="usb-developer-touchpoints__ul_jml_bfl_l1c"><br>                                <li class="li">An array of address, value pairs &lt;addr, val&gt;.</li><br><br>                                <li class="li">addr is 4 bytes in length. It can have 1 of the 4 values:<br>                                    [0x88E306C, 0x88E3070, 0x88E3074, 0x88E3078].</li><br><br>                                <li class="li">val is of 1 byte in length, range: 0x00 to 0xFF.</li><br><br>                            </ul> | By tuning this property, the USB signal quality of the primary USB<br>                                HSPHY is improved. |
| path=/soc/usb0/ss\_phy\_cfg | Applies to the primary USB controller SuperSpeed PHY (SSPHY) for<br>                            configuring the signal quality. | UINT32-array | <ul class="ul" id="usb-developer-touchpoints__ul_lml_bfl_l1c"><br>                                <li class="li">Array of address, value pairs &lt;addr, val&gt;.</li><br><br>                                <li class="li">addr is 4 bytes in length: [0x088E8000 to 0x088EB000].</li><br><br>                                <li class="li">val is of 1 byte in length, range: 0x00 to 0xFF.</li><br><br>                            </ul> | By tuning this property, the USB signal quality for primary USB SSPHY<br>                            is improved. |
| path=/soc/usb1/hs\_phy\_cfg | Applies to the secondary USB controller high-speed PHY (HSPHY). Used<br>                            for configuring the USB signal quality. | UINT32-array | <ul class="ul" id="usb-developer-touchpoints__ul_nml_bfl_l1c"><br>                                <li class="li">Array of address, value pairs &lt;addr, val&gt;.</li><br><br>                                <li class="li">addr 4 bytes in length. It can have 1 of the 4 values:<br>                                    [0x88E406C, 0x88E4070, 0x88E4074, 0x88E4078].</li><br><br>                                <li class="li">val is of 1 byte in length, range: 0x00 to 0xFF.</li><br><br>                            </ul> | By tuning this property, the USB signal quality for the secondary USB<br>                            HSPHY is improved. |

**Parent Topic:** [Interfaces](https://docs.qualcomm.com/doc/80-70014-4/topic/interfaces.html)

Last Published: Feb 02, 2026

[Previous Topic
Buses](https://docs.qualcomm.com/bundle/publicresource/80-70014-4/topics/buses.md) [Next Topic
Storage](https://docs.qualcomm.com/bundle/publicresource/80-70014-4/topics/storage-developer-touchpoints.md)