

Device description

QCS9100 is the next generation Qualcomm SoC designed for superior performance and power efficiency. The QCS9100 device features the following major architectural blocks:


- Qualcomm® Kryo™ Gen 6 CPU built on Arm v8.2 Cortex technology
- Qualcomm® Adreno™ 663 GPU for the highest in graphics performance and power efficiency
- Dual Qualcomm® Hexagon™ Tensor Processor integrated with Qualcomm Hexagon DSP, quad Qualcomm Hexagon Vector eXtensions (HVX) processor, and dual Qualcomm Hexagon Matrix eXtensions (HMX) coprocessors for high performance machine learning use cases.

Key features


- Qualcomm Spectra™ ISP 690 image processing engine
- Adreno 670 VPU for high-quality, ultra HD video encode and decode
- Dual Adreno 1199 DPU for ultra HD multi-display support
- Dedicated Safety Island (SAIL) Subsystem equipped with quad Cortex-R52 CPU configurable per pair in lock-step mode or split-mode

*Contact Qualcomm Technologies, Inc. (QTI) for access to functional safety details of this device.

QCS9100 high-level block diagram and FCBGA1723+HS package outline drawing



* 2 of the 5 HS-I2S interfaces are muxed behind I²S interfaces
 * 10 LS I²S interfaces include 7 dedicated LS I²S and 3 dedicated HS I²S reconfigured as LS I²S interfaces.



Contents

1 Introduction	7
1.1 Functional block diagram	8
1.2 QCS9100 features	9
2 Pin definitions	13
2.1 I/O parameter definitions	13
2.2 Pin map	14
2.3 Pin descriptions	16
3 Electrical specifications	61
3.1 Absolute maximum ratings	61
3.2 Operating conditions	63
3.3 Power distribution network	67
3.4 Average operating current	71
3.5 Digital logic characteristics	71
3.6 Timing characteristics	73
3.6.1 Timing diagram conventions	74
3.6.2 Rise and fall time specifications	75
3.7 Memory support	75
3.8 Multimedia	75
3.8.1 Camera interfaces	75
3.8.2 Audio support	76
3.8.3 Display support	76
3.8.4 DisplayPort	76
3.9 Connectivity	76
3.9.1 USB interfaces	77
3.9.2 PCIe interface	77
3.9.3 UFS interface	77
3.9.4 HSGMII interface	77
3.9.5 Octa-SPI/Quad-SPI interface	78
3.9.6 RGMII interface	79
3.9.7 I ² S interfaces	79
3.9.8 PCM/TDM interfaces	82
3.9.9 I ² C interface	83
3.9.10 Serial peripheral interface	84
3.9.11 CAN-FD-interface	85
3.10 Internal functions	85
3.10.1 Modes and resets	85

- 3.10.2 JTAG 85
- 4 Mechanical information 87
 - 4.1 Device physical dimensions 87
 - 4.2 Part marking 89
 - 4.3 Device ordering information 90
 - 4.4 Device identification for each sample type 91
- 5 Carrier, handling, and storage information 92
 - 5.1 Carrier 92
 - 5.1.1 Tape and reel information 92
 - 5.1.2 Matrix tray information 93
- 6 PCB mounting guidelines 94
 - 6.1 ELV and RoHS requirements 94
 - 6.2 SMT assembly guidelines 94
 - 6.3 Board-level reliability 94
 - 6.4 High temperature warpage 94
- 7 Part reliability 95
 - 7.1 Reliability qualifications summary 96
 - 7.2 Device characteristics 99
- 8 Revision history 100

Tables

Table 1-1: QCS9100 features.....	9
Table 2-1: I/O description (pin type) parameters.....	13
Table 2-2: Pin descriptions – primary pins.....	16
Table 2-3: Pin descriptions – GPIO pins.....	30
Table 2-4: Pin descriptions – SAIL I/O.....	47
Table 2-5: Pin descriptions – MD_LPASS.....	56
Table 2-6: Pin descriptions – power-supply pins.....	57
Table 2-7: Pin descriptions – ground pins.....	60
Table 2-8: Pin descriptions – DNC and NC pins.....	60
Table 3-1: Absolute maximum ratings.....	61
Table 3-2: Operating conditions for voltage rails with AVS Type - 1.....	63
Table 3-3: Operating conditions for non AVS voltage rails.....	64
Table 3-4: PDN specifications.....	67
Table 3-5: PDN specifications -- DDR rails.....	69
Table 3-6: PDN specifications -- SerDes rails.....	69
Table 3-7: Digital I/Os specified in this section.....	71
Table 3-8: DC specification of 1.8 V I/Os.....	71
Table 3-9: DC specifications for RGMII 2.5 V mode (VDD_SAIL_PX_8).....	72
Table 3-10: DC specifications for RGMII 1.8 V mode (VDD_SAIL_PX_8).....	72
Table 3-11: Digital I/O characteristics for UFS_RESET and UFS_REF_CLK (VDDPX_9/VDDPX_10).....	72
Table 3-12: DC specifications for SPMI (VDDPX_0).....	73
Table 3-13: DC specifications for PS_HOLD and MD_PS_HOLD (VDDPX_3).....	73
Table 3-14: Supported MIPI-CSI standards and exceptions.....	75
Table 3-15: Supported MIPI-DSI standards and exceptions.....	76
Table 3-16: Supported DisplayPort standards and exceptions.....	76
Table 3-17: Supported USB standards and exceptions.....	77
Table 3-18: Supported PCIe standards and exceptions.....	77
Table 3-19: Supported UFS standards and exceptions.....	77
Table 3-20: Supported HSGMII standards and exceptions.....	77

Table 3-21: Octa-SPI/Quad-SPI interface SDR timing.....	78
Table 3-22: Octa-SPI interface DDR timing.....	79
Table 3-23: Supported RGMII standards and exceptions.....	79
Table 3-24: Supported I ² S standards and exceptions.....	79
Table 3-25: I ² S interface timing.....	80
Table 3-26: HS-I ² S Rx interface timing.....	81
Table 3-27: HS-I ² S Tx interface timing.....	81
Table 3-28: PCM/TDM interface timing parameters.....	82
Table 3-29: High speed PCM/TDM Rx interface timing.....	83
Table 3-30: High speed PCM/TDM Tx interface timing.....	83
Table 3-31: Supported I2C standards and exceptions.....	83
Table 3-32: SPI master timing characteristics.....	84
Table 3-33: SPI slave timing characteristics.....	84
Table 3-34: Supported CAN-FD standrads and exceptions.....	85
Table 3-35: JTAG interface timing characteristics.....	86
Table 4-1: Device marking line definitions.....	89
Table 4-2: Related register (0x1 02B5 0E1).....	89
Table 4-3: Device identification code.....	90
Table 4-4: Device identification details.....	91
Table 4-5: Source configuration codes.....	91
Table 5-1: Matrix tray approved sources of supply.....	93
Table 7-1: Qualification plan and results summary.....	96
Table 7-2: Device characteristics.....	99

Figures


Figure 1-1: QCS9100 functional block diagram and example application.....	8
Figure 2-1: QCS9100 bottom pin assignments.....	15
Figure 3-1: Timing diagram conventions.....	74
Figure 3-2: Rise and fall times under different load conditions.....	75
Figure 3-3: Octa-SPI/Quad-SPI SDR timing diagram.....	78
Figure 3-4: Octa-SPI DDR timing diagram.....	79
Figure 3-5: I ² S timing diagram.....	80
Figure 3-6: PCM/TDM audio format with different sync modes.....	82
Figure 3-7: PCM/TDM timing diagram.....	82
Figure 3-8: SPI master timing diagram.....	84
Figure 3-9: JTAG interface timing diagram.....	85
Figure 4-1: Simplified FCBGA1723+HS outline drawing.....	88
Figure 4-2: QCS9100 device marking (top view, not to scale).....	89

1 Introduction

Document updates

See the [Revision history](#) for details on the changes included in this revision.

1.1 Functional block diagram



* 2 HS-I²S interfaces are muxed behind I²S interfaces
 ** 10 LS I²S interfaces include 7 dedicated LS I²S and 3 dedicated HS I²S reconfigured as LS I²S interfaces.

Figure 1-1 QCS9100 functional block diagram and example application

1.2 QCS9100 features

NOTE Some of the hardware features integrated within the QCS9100 must be enabled by software. See the latest revision of the applicable software release notes to identify the enabled QCS9100 features.

Table 1-1 QCS9100 features

Feature	QCS9100 capability
Processors	
Applications	Kryo Gen 6 CPU subsystem – two identical quad-core clusters with full hardware coherency in between <ul style="list-style-type: none"> ▪ Quad Kryo Gold Prime cores with 512 kB L2 cache per core, targeting up to 2.36 GHz ▪ 2 MB shared L3 cache per cluster
Digital signal processing	Hexagon Tensor Processor is integrated with Qualcomm Hexagon DSP, targeting up to 1.5 GHz, quad Hexagon Vector eXtensions (quad-HVX), and dual Hexagon Matrix eXtensions (HMX) coprocessors <ul style="list-style-type: none"> ▪ Common AI processing architecture for machine learning use cases ▪ Matrix co-processors (one HMX-Integer and one HMX-float per Hexagon Tensor Processor) for deep neural network acceleration Audio Hexagon DSP dedicated to audio subsystem, targeting up to 1.344 GHz and with a 2 MB L2/TCM Two general purpose Hexagon DSPs (GPDSP) targeting up to 1.708 GHz and with a 1 MB L2 cache for advanced audio processing and other use cases All Hexagon DSPs are cache-based processors with full access to DDR memory
Safety Island (SAIL) subsystem	<ul style="list-style-type: none"> ▪ A subsystem integrated with quad cortex-R52 CPU configurable per pair in lock-step mode or split mode ▪ Collects functional safety errors and alarms from other subsystems and communicates to external system controller ▪ Controls logic/memory BIST engines ▪ Independent booting capability through OSPI interface ▪ Safety monitor of main and SAIL domains
Always-on subsystem	<ul style="list-style-type: none"> ▪ Always-on subsystem with always-on processor ▪ Hardware-based resource and power management (RPMh) with hardware accelerators for voltage control and regulation, clock management, and resource communication
Memory support	
System memory via EBI	<ul style="list-style-type: none"> ▪ Six-channel high-speed memory – 3200 MHz LPDDR5 SDRAM (6 × 16-bit) ▪ 3 MB system cache
Other internal memory	<ul style="list-style-type: none"> ▪ 256 kB IMEM ▪ 1.5 MB GMEM for graphics ▪ 1 MB L2 cache and 8 MB Vector-TCM (vTCM) for each Hexagon Tensor Processor
External memory	
Via UFS	Two UFS 3.1 gear 4 – two lanes for on-board memory (UFS0 as main domain boot up device)
Via Octal SPI	NOR flash memory as SAIL domain boot up device
Via PCIe	NVMe (non-bootable)

Table 1-1 QCS9100 features (cont.)

Feature	QCS9100 capability
Multimedia	
Adreno display processing unit (DPU) Display interface/performance	Dual Adreno DPU1199 Two 4-lane MIPI DSI with VESA DSC v1.2 <ul style="list-style-type: none"> ▪ D-PHY v1.2: 2.5 Gbps/lane on four lanes per port, 10 Gbps/port, up to 20 Gbps total ▪ C-PHY v1.1: 5.7 Gbps/trio on three trios per port, 17 Gbps/port, up to 34 Gbps total Four embedded DisplayPort (eDP)/DisplayPort (DP) v1.4 at 8.1 Gbps/lane, 32.4 Gbps/port, MST and VESA DSC v1.2a and forward error correction (FEC) <ul style="list-style-type: none"> ▪ Up to a maximum of 48 MP; example configuration: <ul style="list-style-type: none"> □ 5 × 4K
Image processing	Destination scaler, fetch exclusion rect., inline rotation, 17 × 17 × 17 3D LUT (ViG/DSPP), HDR10 improvements WCG, Rounded-corner, CCCS to Fixed-point
Compression	UBWC 4.0, DSC v1.2
Camera support	
Performance	Qualcomm Spectra 690 ISP <ul style="list-style-type: none"> ▪ Pixel processing: 2 × IFE + 5 × IFE_L ▪ Data format inputs: 24 bit HDR RGGB/RCCB/RYYCy, RCCG, YUV Data format outputs: 12/10/8 bit Y, 10/8 bit UV; RGB8 in planar or interleaved order
Camera interface	Processing features: 24b HDR bayer processing, lens distortion correction, advanced tone mapping, offset correction, lens roll-off correction, bad-pixel correction, directional scalars, color LUTs, color space transform, noise reduction Four MIPI CSI interfaces configurable as D-PHY or C-PHY mode <ul style="list-style-type: none"> ▪ D-PHY v1.2: 2.5 Gbps/lane on four lanes per port, 10 Gbps/port, up to 40 Gbps total. Each 4-lane port can also be configured as 1-lane + 2-lane ports or 1-lane + 1-lane ports ▪ C-PHY v1.2: 10.2 Gbps/trio on three trios per port, 31 Gbps/port, up to 123 Gbps total. Each 3-trio port can also be configured as 1-trio + 2-trio ports, or three 1-trio ports
Adreno video processing unit (VPU)	<ul style="list-style-type: none"> ▪ Adreno VPU 670 – fifth-generation UHD video processing unit ▪ Video decode up to UHD275 ▪ Video encode up to UHD170 ▪ Concurrent UHD120 decode + UHD60 encode or UHD60 decode + UHD120 encode ▪ Native decode support for AV1, HEVC, H.264, H.265, VP9, MPEG-2 codecs ▪ Native encode support for HEVC, H.264 and H.265 ▪ Embedded Video Analytics (EVA) for optical flow processing and stereo disparity
Adreno graphic processing unit (GPU)	<ul style="list-style-type: none"> ▪ Adreno 663 GPU ▪ Graphics APIs: Vulkan 1.2, OpenGL ES 3.2 ▪ Compute APIs: Vulkan 1.2, OpenCL 2.0 FP, Adreno NN Direct
Low-power audio subsystem (LPASS)	<ul style="list-style-type: none"> ▪ Dedicated audio LPASS Hexagon DSP with a 2 MB L2/TCM ▪ AI Processor (eNPU) to accelerate neural networking use cases

Table 1-1 QCS9100 features (cont.)

Feature	QCS9100 capability
	<ul style="list-style-type: none"> ▪ HW linear echo cancellation accelerator ▪ Two general purpose DSPs to offload audio high performance use cases
Audio interfaces	
LS-I ² S (muxed with PCM/TDM pins)	<ul style="list-style-type: none"> ▪ Up to 10 (7 + 3*) interfaces (pin multiplexed with PCM/TDM interfaces): nine (6 + 3*) interfaces with two data lanes each; one interface with four data lanes for a total of 22 (16 + 6*) data lanes ▪ Three MCLKs up to 512 × 48 KHz (24.576 MHz); clock master or slave independent of the source of frame sync/word select ▪ Supports two channels of 32-bit sample up to 384 kHz sample rate, for each data line
PCM/TDM (muxed with LS-I ² S pins)	<ul style="list-style-type: none"> ▪ Multi-lane TDM (master and slave capable) ▪ Up to 10 (7 + 3*) interfaces (pin multiplexed with I²S): nine (6 + 3*) interfaces with two data lanes each; one interface with four data lanes ▪ Short, long, and one-slot sync mode ▪ Maximum clock frequency of 24.576 MHz <ul style="list-style-type: none"> □ Up to 1024 bits/frame, 32 bits/slot, 32 slots/interface with 16 KHz sample rate □ Up to 512 bits/frame, 32 bits/slot, 16 slots/interface with 48 KHz sample rate ▪ Support TDM interfaces grouping for data synchronization
HS-I ² S	<ul style="list-style-type: none"> ▪ Five high-speed (up to 73.728 MHz) receive interfaces for software defined radio (SDR); two of them are muxed behind LS-I²S interfaces; all of them can be configured as LS-I²S interfaces if needed ▪ Two receive-only data lanes per interface; clock and word select in slave mode <p>NOTE The additional LS-I²S interfaces (muxed with PCM/TDM pins) are configured from the three dedicated HS-I²S interfaces.</p>
Connectivity	
Qualcomm universal peripheral (QUP) serial engines	<ul style="list-style-type: none"> ▪ 21 main domain (MD) GPIO-based QUP SEs: 7 bits for QUP3_SE_0, 5 bits for QUP2_SE_2 and 4 bits for each of the other 19 QUP SEs; multiplexed serial interface functions ▪ Five SAIL domain GPIO-based QUP SEs: 5 bits for QUP0_SE_4 and 4 bits for each of the other four QUP SEs; multiplexed serial interface functions
UART (4 MHz)	UART (64 B FIFO) interface available on all MD and SAIL domains QUP SEs, except MD QUP0_SE_2/3, QUP1_SE_2/3, QUP2_SE_2/3 and SAIL QUP0_SE_2/3, which also support HS-UART (128 B FIFO)
I ² C master (1 MHz)	I ² C interface available on all MD and SAIL domains QUP SEs, dedicated controller for each port
SPI master (50 MHz)	SPI master interfaces available on all MD and SAIL domains QUP SEs, except for MD QUP1_SE_6
SPI slave (50 MHz)	SPI slave interface available on all MD QUP0_SE_4/5, QUP1_SE_4/5, QUP2_SE_4/5 and SAIL QUP0_SE_0/1
QSPI (166 MHz)	QSPI interface is available on QUP3_SE_0
CCI I ² C	Eight dedicated I ² C interfaces for devices using CSI ports
USB	<p>Three total USB interfaces</p> <ul style="list-style-type: none"> ▪ One USB 3.1 Gen 2 – USB0 (HS + SS, support device and host modes) ▪ One USB 3.1 Gen 2 – USB1 (HS + SS, support device and host modes) ▪ One USB2.0 – USB2 (HS, support device and host modes)

Table 1-1 QCS9100 features (cont.)

Feature	QCS9100 capability
PCIe	<ul style="list-style-type: none"> ▪ One 2-lane PCIe Gen4: PCIe0 (RC + EP) ▪ One 4-lane PCIe Gen4: PCIe1 (RC + EP)
RGMI	One SAIL domain RGMI interface with MDIO for Ethernet with AVB
RMII	One SAIL domain RMII interface with MDIO for Ethernet with AVB
CAN-FD	Eight CAN-FD interfaces located in SAIL domain, each of them supports up to 8 Mbps
SGMI	Two SGMI interfaces supporting up to 2.5 Gbps each
Configurable GPIOs	
Number of main domain GPIO ports	149 – GPIO_0 to GPIO_148
Number of SAIL domain GPIO ports	79 – SAIL_IO_0 to SAIL_IO_78
Input configurations	Pull-up, pull-down, keeper, or no pull
Output configurations	Programmable drive current up to 16 mA
Top-level mode multiplexer	Provides a convenient way to program groups of GPIOs
Internal functions	
Security	
Crypto	Hardware ECC and RSA (Elliptic-Curve Cryptography), ICE, Crypto engine v5 (CE5), FIPS/CAVP certifiable, RNG (random number generation)
QFPROM	Fuse bits available for OEM use
Access control	Programmable security domain protection and sand-boxing Content Protection Zone (CPZ) supported
Secure boot and tools	Secure boot with Sec Tools 5.4; easy to use tool set
Storage security	Secure file system (SFS); fast trusted storage
TrustZone	Qualcomm® Trusted Execution Environment (QTEE v5.3)
QTEE services	KeyMaster and Gate Keeper, Widevine, Wired HDCP2.x, SHE emulation in TEE
ICEMEM	An inline encryption/decryption engine used to protect the confidentiality of external RAM
PLLs and clocks	<ul style="list-style-type: none"> ▪ Multiple clock regimes; watchdog and sleep timers ▪ Dedicated 19.2 MHz SAILSS_CXO for SAIL subsystem ▪ 19.2 MHz CXO_0 and CXO_1 as clock sources for main domain of the chip ▪ General-purpose outputs: M/N counter and PDM
Debug	JTAG
Others	Thermal sensors; modes and resets; peripheral subsystem
Operating temperature	
Operating temperature	Ambient temperature -40°C to +85°C; maximum junction temperature 115°C

2 Pin definitions

2.1 I/O parameter definitions

Table 2-1 I/O description (pin type) parameters

Symbol	Description
Pad type	
AI	Analog input (does not include pad circuitry)
AO	Analog output (does not include pad circuitry)
B	Bidirectional digital with CMOS input
DI	Digital input (CMOS)
DO	Digital output (CMOS)
H	High-voltage tolerant
S	Schmitt trigger input
Z	High-impedance (Hi-Z) output
Padpull details for digital I/Os	
nppdpukp	Programmable pull resistor. The default pull direction is indicated using capital letters and is a prefix to other programmable options: NP: pdpukp = default no-pull with programmable options following the colon (:) PD: nppdkp = default pull-down with programmable options following the colon (:) PU: nppdkp = default pull-up with programmable options following the colon (:) KP: nppdkp = default keeper with programmable options following the colon (:)
KP	Contains an internal weak keeper device (keepers cannot drive external buses)
NP	Contains no internal pull
PU	Contains an internal pull-up device
PD	Contains an internal pull-down device
Pad voltage groupings for baseband circuits	
PX_0	Pad group 0 for main domain (control signals); 1.8 V
PX_0_BPP	Pad group 0_BPP (back power protection); 1.8 V
PX_1	Pad group 1 (EBI I/O); 1.1 V
SAIL_PX_0	Pad group 0 for SAIL domain (control signals); 1.8 V
PX_3	Pad group 3 (most peripherals); 1.8 V
PX_3_BPP	Pad group 3_BPP (back power protection I/Os); 1.8 V
PX_7	Pad group 7 ; 1.8 V
SAIL_PX_3	Pad group 3 for SAIL domain (most peripherals); 1.8 V
SAIL_PX_3_BPP	Pad group 3_BPP (back power protection I/Os) for SAIL; 1.8 V

Table 2-1 I/O description (pin type) parameters (cont.)

Symbol	Description
SAIL_PX_8	Pad group 8 for SAIL domain (RGMII_0); 1.8 V or 2.5 V
PX_9	Pad group 9 (UFS0_REF_CLK and UFS0_RESET); 1.2 V
PX_10	Pad group 10 ; 1.2 V
PX_11	Pad group 11 (CXO); 1.8 V
SAIL_PX_11	Pad group 11 for SAIL domain (CXO); 1.8 V

2.2 Pin map

The QCS9100 is available in the FCBGA1723+HS package that includes several ground pins for electrical grounding, mechanical strength, and thermal continuity. See [Chapter 4](#) for package details. A high-level view of the pin assignments is shown in [Figure 2-1](#). The text within [Figure 2-1](#) is difficult to read when viewing an 8½ inch × 11 inch hard copy. Other viewing options are available:

- Print that one page on an 11 inches × 17 inches sheet.
- View the graphic soft copy and zoom in; the resolution is sufficient for comfortable reading.
- Download the *QCS9100 Pin Assignment and GPIO Configuration Spreadsheet (80-73415-1A)* – this Microsoft Excel spreadsheet lists all QCS9100 pad numbers (in alphanumeric order), pad names, pad voltages, pad types, and functional descriptions.

NOTE Click the following link to download the *QCS9100 Pin Assignment and GPIO Configuration Spreadsheet (80-73415-1A)* from the Qualcomm® website.

This link will be provided in a future release of this document.

After successfully logging on, the document is downloaded.




Figure 2-1 QCS9100 bottom pin assignments

2.3 Pin descriptions

Table 2-2 Pin descriptions – primary pins

Pin no.	Pin name	Pad voltage	Pad type	Functional description
BG45	CSI0_NC_CLK_P	–	AI	MIPI CSI 0 (D-PHY), differential clock – plus MIPI CSI 0 (C-PHY), no connect
BG43	CSI0_A0_CLK_M	–	AI	MIPI CSI 0 (D-PHY), differential clock – minus MIPI CSI 0 (C-PHY), trio lane 0 – A
BF44	CSI0_B0_LN0_P	–	AI	MIPI CSI 0 (D-PHY), differential lane 0 – plus MIPI CSI 0 (C-PHY), trio lane 0 – B
BF42	CSI0_C0_LN0_M	–	AI	MIPI CSI 0 (D-PHY), differential lane 0 – minus MIPI CSI 0 (C-PHY), trio lane 0 – C
BE43	CSI0_A1_LN1_P	–	AI	MIPI CSI 0 (D-PHY), differential lane 1 – plus MIPI CSI 0 (C-PHY), trio lane 1 – A
BE41	CSI0_B1_LN1_M	–	AI	MIPI CSI 0 (D-PHY), differential lane 1 – minus MIPI CSI 0 (C-PHY), trio lane 1 – B
BF40	CSI0_C1_LN2_P	–	AI	MIPI CSI 0 (D-PHY), differential lane 2 – plus MIPI CSI 0 (C-PHY), trio lane 1 – C
BF38	CSI0_A2_LN2_M	–	AI	MIPI CSI 0 (D-PHY), differential lane 2 – minus MIPI CSI 0 (C-PHY), trio lane 2 – A
BG39	CSI0_B2_LN3_P	–	AI	MIPI CSI 0 (D-PHY), differential lane 3 – plus MIPI CSI 0 (C-PHY), trio lane 2 – B
BG37	CSI0_C2_LN3_M	–	AI	MIPI CSI 0 (D-PHY), differential lane 3 – minus MIPI CSI 0 (C-PHY), trio lane 2 – C
BG55	CSI1_NC_CLK_P	–	AI	MIPI CSI 1 (D-PHY), differential clock – plus MIPI CSI 1 (C-PHY), no connect
BG53	CSI1_A0_CLK_M	–	AI	MIPI CSI 1 (D-PHY), differential clock – minus MIPI CSI 1 (C-PHY), trio lane 0 – A
BF54	CSI1_B0_LN0_P	–	AI	MIPI CSI 1 (D-PHY), differential lane 0 – plus MIPI CSI 1 (C-PHY), trio lane 0 – B
BF52	CSI1_C0_LN0_M	–	AI	MIPI CSI 1 (D-PHY), differential lane 0 – minus MIPI CSI 1 (C-PHY), trio lane 0 – C
BE53	CSI1_A1_LN1_P	–	AI	MIPI CSI 1 (D-PHY), differential lane 1 – plus MIPI CSI 1 (C-PHY), trio lane 1 – A
BE51	CSI1_B1_LN1_M	–	AI	MIPI CSI 1 (D-PHY), differential lane 1 – minus MIPI CSI 1 (C-PHY), trio lane 1 – B
BF50	CSI1_C1_LN2_P	–	AI	MIPI CSI 1 (D-PHY), differential lane 2 – plus MIPI CSI 1 (C-PHY), trio lane 1 – C
BF48	CSI1_A2_LN2_M	–	AI	MIPI CSI 1 (D-PHY), differential lane 2 – minus MIPI CSI 1 (C-PHY), trio lane 2 – A
BG49	CSI1_B2_LN3_P	–	AI	MIPI CSI 1 (D-PHY), differential lane 3 – plus MIPI CSI 1 (C-PHY), trio lane 2 – B
BG47	CSI1_C2_LN3_M	–	AI	MIPI CSI 1 (D-PHY), differential lane 3 – minus MIPI CSI 1 (C-PHY), trio lane 2 – C
BD58	CSI2_NC_CLK_P	–	AI	MIPI CSI 2 (D-PHY), differential clock – plus MIPI CSI 2 (C-PHY), no connect
BD56	CSI2_A0_CLK_M	–	AI	MIPI CSI 2 (D-PHY), differential clock – minus MIPI CSI 2 (C-PHY), trio lane 0 – A

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
BC57	CSI2_B0_LN0_P	–	AI	MIPI CSI 2 (D-PHY), differential lane 0 – plus MIPI CSI 2 (C-PHY), trio lane 0 – B
BC55	CSI2_C0_LN0_M	–	AI	MIPI CSI 2 (D-PHY), differential lane 0 – minus MIPI CSI 2 (C-PHY), trio lane 0 – C
BB56	CSI2_A1_LN1_P	–	AI	MIPI CSI 2 (D-PHY), differential lane 1 – plus MIPI CSI 2 (C-PHY), trio lane 1 – A
BB54	CSI2_B1_LN1_M	–	AI	MIPI CSI 2 (D-PHY), differential lane 1 – minus MIPI CSI 2 (C-PHY), trio lane 1 – B
BC53	CSI2_C1_LN2_P	–	AI	MIPI CSI 2 (D-PHY), differential lane 2 – plus MIPI CSI 2 (C-PHY), trio lane 1 – C
BC51	CSI2_A2_LN2_M	–	AI	MIPI CSI 2 (D-PHY), differential lane 2 – minus MIPI CSI 2 (C-PHY), trio lane 2 – A
BD52	CSI2_B2_LN3_P	–	AI	MIPI CSI 2 (D-PHY), differential lane 3 – plus MIPI CSI 2 (C-PHY), trio lane 2 – B
BD50	CSI2_C2_LN3_M	–	AI	MIPI CSI 2 (D-PHY), differential lane 3 – minus MIPI CSI 2 (C-PHY), trio lane 2 – C
BG65	CSI3_NC_CLK_P	–	AI	MIPI CSI 3 (D-PHY), differential clock – plus MIPI CSI 3 (C-PHY), no connect
BG63	CSI3_A0_CLK_M	–	AI	MIPI CSI 3 (D-PHY), differential clock – minus MIPI CSI 3 (C-PHY), trio lane 0 – A
BF64	CSI3_B0_LN0_P	–	AI	MIPI CSI 3 (D-PHY), differential lane 0 – plus MIPI CSI 3 (C-PHY), trio lane 0 – B
BF62	CSI3_C0_LN0_M	–	AI	MIPI CSI 3 (D-PHY), differential lane 0 – minus MIPI CSI 3 (C-PHY), trio lane 0 – C
BE63	CSI3_A1_LN1_P	–	AI	MIPI CSI 3 (D-PHY), differential lane 1 – plus MIPI CSI 3 (C-PHY), trio lane 1 – A
BE61	CSI3_B1_LN1_M	–	AI	MIPI CSI 3 (D-PHY), differential lane 1 – minus MIPI CSI 3 (C-PHY), trio lane 1 – B
BF60	CSI3_C1_LN2_P	–	AI	MIPI CSI 3 (D-PHY), differential lane 2 – plus MIPI CSI 3 (C-PHY), trio lane 1 – C
BF58	CSI3_A2_LN2_M	–	AI	MIPI CSI 3 (D-PHY), differential lane 2 – minus MIPI CSI 3 (C-PHY), trio lane 2 – A
BG59	CSI3_B2_LN3_P	–	AI	MIPI CSI 3 (D-PHY), differential lane 3 – plus MIPI CSI 3 (C-PHY), trio lane 2 – B
BG57	CSI3_C2_LN3_M	–	AI	MIPI CSI 3 (D-PHY), differential lane 3 – minus MIPI CSI 3 (C-PHY), trio lane 2 – C
AV76	CXO_0	PX_11	DI	Core crystal oscillator 0
G37	CXO_1	PX_11	DI	Core crystal oscillator 1
AH80	DDR_RESET_N	PX_1	DO	LPDDRx reset (shared by EBIs)
BG35	DSI0_A0_LN0_P	–	AO	MIPI DSI 0 (D-PHY), differential lane 0 – plus MIPI DSI 0 (C-PHY), trio lane 0 – A
BG33	DSI0_B0_LN0_M	–	AO	MIPI DSI 0 (D-PHY), differential lane 0 – minus MIPI DSI 0 (C-PHY), trio lane 0 – B
BF34	DSI0_C0_LN1_P	–	AO	MIPI DSI 0 (D-PHY), differential lane 1 – plus MIPI DSI 0 (C-PHY), trio lane 0 – C
BF32	DSI0_A1_LN1_M	–	AO	MIPI DSI 0 (D-PHY), differential lane 1 – minus MIPI DSI 0 (C-PHY), trio lane 1 – A

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
BE33	DSI0_B1_CLK_P	–	AO	MIPI DSI 0 (D-PHY), differential clock – P – plus MIPI DSI 0 (C-PHY), trio lane 1 – B
BE31	DSI0_C1_CLK_M	–	AO	MIPI DSI 0 (D-PHY), differential clock – M – minus MIPI DSI 0 (C-PHY), trio lane 1 – C
BF30	DSI0_A2_LN2_P	–	AO	MIPI DSI 0 (D-PHY), differential lane 2 – plus MIPI DSI 0 (C-PHY), trio lane 2 – A
BF28	DSI0_B2_LN2_M	–	AO	MIPI DSI 0 (D-PHY), differential lane 2 – minus MIPI DSI 0 (C-PHY), trio lane 2 – B
BG29	DSI0_C2_LN3_P	–	AO	MIPI DSI 0 (D-PHY), differential lane 3 – plus MIPI DSI 0 (C-PHY), trio lane 2 – C
BG27	DSI0_NC_LN3_M	–	AO	MIPI DSI 0 (D-PHY), differential lane 3 – minus MIPI DSI 0 (C-PHY), no connect
BC49	DSI1_A0_LN0_P	–	AO	MIPI DSI 1 (D-PHY), differential lane 0 – plus MIPI DSI 1 (C-PHY), trio lane 0 – A
BC47	DSI1_B0_LN0_M	–	AO	MIPI DSI 1 (D-PHY), differential lane 0 – minus MIPI DSI 1 (C-PHY), trio lane 0 – B
BB48	DSI1_C0_LN1_P	–	AO	MIPI DSI 1 (D-PHY), differential lane 1 – plus MIPI DSI 1 (C-PHY), trio lane 0 – C
BB46	DSI1_A1_LN1_M	–	AO	MIPI DSI 1 (D-PHY), differential lane 1 – minus MIPI DSI 1 (C-PHY), trio lane 1 – A
BA47	DSI1_B1_CLK_P	–	AO	MIPI DSI 1 (D-PHY), differential clock – P – plus MIPI DSI 1 (C-PHY), trio lane 1 – B
BA45	DSI1_C1_CLK_M	–	AO	MIPI DSI 1 (D-PHY), differential clock – M – minus MIPI DSI 1 (C-PHY), trio lane 1 – C
BB44	DSI1_A2_LN2_P	–	AO	MIPI DSI 1 (D-PHY), differential lane 2 – plus MIPI DSI 1 (C-PHY), trio lane 2 – A
BB42	DSI1_B2_LN2_M	–	AO	MIPI DSI 1 (D-PHY), differential lane 2 – minus MIPI DSI 1 (C-PHY), trio lane 2 – B
BC43	DSI1_C2_LN3_P	–	AO	MIPI DSI 1 (D-PHY), differential lane 3 – plus MIPI DSI 1 (C-PHY), trio lane 2 – C
BC41	DSI1_NC_LN3_M	–	AO	MIPI DSI 1 (D-PHY), differential lane 3 – minus MIPI DSI 1 (C-PHY), no connect
AH78	DS_EN	PX_0	DI	Deep sleep handshake between PMIC and SoC
H12	EBI01_CAL	–	DO	EBI calibration resistor
C21	EBI0_CA0	–	DO	EBI0 LPDDR5 command/address bit 0
B20	EBI0_CA1	–	DO	EBI0 LPDDR5 command/address bit 1
D18	EBI0_CA2	–	DO	EBI0 LPDDR5 command/address bit 2
D16	EBI0_CA3	–	DO	EBI0 LPDDR5 command/address bit 3
B16	EBI0_CA4	–	DO	EBI0 LPDDR5 command/address bit 4
A15	EBI0_CA5	–	DO	EBI0 LPDDR5 command/address bit 5
C15	EBI0_CA6	–	DO	EBI0 LPDDR5 command/address bit 6
A19	EBI0_CK_C	–	DO	EBI0 LPDDR5 differential clock – minus
A17	EBI0_CK_T	–	DO	EBI0 LPDDR5 differential clock – plus
C19	EBI0_CS0	–	DO	EBI0 LPDDR5 chip select 0
A21	EBI0_CS1	–	DO	EBI0 LPDDR5 chip select 1

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
C7	EBI0_DMI0	–	DO	EBI0 LPDDR5 data mask for byte 0
D28	EBI0_DMI1	–	DO	EBI0 LPDDR5 data mask for byte 1
D2	EBI0_DQ0	–	B	EBI0 LPDDR5 data bit 0
D4	EBI0_DQ1	–	B	EBI0 LPDDR5 data bit 1
B4	EBI0_DQ2	–	B	EBI0 LPDDR5 data bit 2
C5	EBI0_DQ3	–	B	EBI0 LPDDR5 data bit 3
C11	EBI0_DQ4	–	B	EBI0 LPDDR5 data bit 4
C13	EBI0_DQ5	–	B	EBI0 LPDDR5 data bit 5
A13	EBI0_DQ6	–	B	EBI0 LPDDR5 data bit 6
A11	EBI0_DQ7	–	B	EBI0 LPDDR5 data bit 7
C33	EBI0_DQ8	–	B	EBI0 LPDDR5 data bit 8
C31	EBI0_DQ9	–	B	EBI0 LPDDR5 data bit 9
A33	EBI0_DQ10	–	B	EBI0 LPDDR5 data bit 10
D30	EBI0_DQ11	–	B	EBI0 LPDDR5 data bit 11
C25	EBI0_DQ12	–	B	EBI0 LPDDR5 data bit 12
A23	EBI0_DQ13	–	B	EBI0 LPDDR5 data bit 13
C23	EBI0_DQ14	–	B	EBI0 LPDDR5 data bit 14
A31	EBI0_DQ15	–	B	EBI0 LPDDR5 data bit 15
A7	EBI0_DQS0_C	–	DI	EBI0 LPDDR5 differential read data strobe for byte 0 – minus
A5	EBI0_DQS0_T	–	DI	EBI0 LPDDR5 differential read data strobe for byte 0 – plus
B28	EBI0_DQS1_C	–	DI	EBI0 LPDDR5 differential read data strobe for byte 1 – minus
B30	EBI0_DQS1_T	–	DI	EBI0 LPDDR5 differential read data strobe for byte 1 – plus
B10	EBI0_WCK0_C	–	DO	EBI0 LPDDR5 differential write clock for byte 0 – minus
B8	EBI0_WCK0_T	–	DO	EBI0 LPDDR5 differential write clock for byte 0 – plus
A25	EBI0_WCK1_C	–	DO	EBI0 LPDDR5 differential write clock for byte 1 – minus
A27	EBI0_WCK1_T	–	DO	EBI0 LPDDR5 differential write clock for byte 1 – plus
D14	EBI1_CA0	–	DO	EBI1 LPDDR5 command/address bit 0
G13	EBI1_CA1	–	DO	EBI1 LPDDR5 command/address bit 1
G15	EBI1_CA2	–	DO	EBI1 LPDDR5 command/address bit 2
F20	EBI1_CA3	–	DO	EBI1 LPDDR5 command/address bit 3
E19	EBI1_CA4	–	DO	EBI1 LPDDR5 command/address bit 4
E21	EBI1_CA5	–	DO	EBI1 LPDDR5 command/address bit 5
D20	EBI1_CA6	–	DO	EBI1 LPDDR5 command/address bit 6
F18	EBI1_CK_C	–	DO	EBI1 LPDDR5 differential clock – minus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
F16	EBI1_CK_T	–	DO	EBI1 LPDDR5 differential clock – plus
G19	EBI1_CS0	–	DO	EBI1 LPDDR5 chip select 0
E15	EBI1_CS1	–	DO	EBI1 LPDDR5 chip select 1
D10	EBI1_DMI0	–	DO	EBI1 LPDDR5 data mask for byte 0
E25	EBI1_DMI1	–	DO	EBI1 LPDDR5 data mask for byte 1
G1	EBI1_DQ0	–	B	EBI1 LPDDR5 data bit 0
E1	EBI1_DQ1	–	B	EBI1 LPDDR5 data bit 1
F2	EBI1_DQ2	–	B	EBI1 LPDDR5 data bit 2
G5	EBI1_DQ3	–	B	EBI1 LPDDR5 data bit 3
F12	EBI1_DQ4	–	B	EBI1 LPDDR5 data bit 4
E13	EBI1_DQ5	–	B	EBI1 LPDDR5 data bit 5
F10	EBI1_DQ6	–	B	EBI1 LPDDR5 data bit 6
E9	EBI1_DQ7	–	B	EBI1 LPDDR5 data bit 7
E33	EBI1_DQ8	–	B	EBI1 LPDDR5 data bit 8
G33	EBI1_DQ9	–	B	EBI1 LPDDR5 data bit 9
E31	EBI1_DQ10	–	B	EBI1 LPDDR5 data bit 10
G31	EBI1_DQ11	–	B	EBI1 LPDDR5 data bit 11
F24	EBI1_DQ12	–	B	EBI1 LPDDR5 data bit 12
G21	EBI1_DQ13	–	B	EBI1 LPDDR5 data bit 13
E23	EBI1_DQ14	–	B	EBI1 LPDDR5 data bit 14
D26	EBI1_DQ15	–	B	EBI1 LPDDR5 data bit 15
E7	EBI1_DQS0_C	–	DI	EBI1 LPDDR5 differential read data strobe for byte 0 – minus
E5	EBI1_DQS0_T	–	DI	EBI1 LPDDR5 differential read data strobe for byte 0 – plus
F28	EBI1_DQS1_C	–	DI	EBI1 LPDDR5 differential read data strobe for byte 1 – minus
F30	EBI1_DQS1_T	–	DI	EBI1 LPDDR5 differential read data strobe for byte 1 – plus
G9	EBI1_WCK0_C	–	DO	EBI1 LPDDR5 differential write clock for byte 0 – minus
G7	EBI1_WCK0_T	–	DO	EBI1 LPDDR5 differential write clock for byte 0 – plus
G25	EBI1_WCK1_C	–	DO	EBI1 LPDDR5 differential write clock for byte 1 – minus
G27	EBI1_WCK1_T	–	DO	EBI1 LPDDR5 differential write clock for byte 1 – plus
H48	EBI23_CAL	–	DO	EBI calibration resistor
E55	EBI2_CA0	–	DO	EBI2 LPDDR5 command/address bit 0
D56	EBI2_CA1	–	DO	EBI2 LPDDR5 command/address bit 1
G57	EBI2_CA2	–	DO	EBI2 LPDDR5 command/address bit 2
E61	EBI2_CA3	–	DO	EBI2 LPDDR5 command/address bit 3

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
D60	EBI2_CA4	–	DO	EBI2 LPDDR5 command/address bit 4
G63	EBI2_CA5	–	DO	EBI2 LPDDR5 command/address bit 5
G61	EBI2_CA6	–	DO	EBI2 LPDDR5 command/address bit 6
F60	EBI2_CK_C	–	DO	EBI2 LPDDR5 differential clock – minus
F58	EBI2_CK_T	–	DO	EBI2 LPDDR5 differential clock – plus
E57	EBI2_CS0	–	DO	EBI2 LPDDR5 chip select 0
F56	EBI2_CS1	–	DO	EBI2 LPDDR5 chip select 1
E51	EBI2_DMI0	–	DO	EBI2 LPDDR5 data mask for byte 0
D66	EBI2_DMI1	–	DO	EBI2 LPDDR5 data mask for byte 1
E43	EBI2_DQ0	–	B	EBI2 LPDDR5 data bit 0
G43	EBI2_DQ1	–	B	EBI2 LPDDR5 data bit 1
E45	EBI2_DQ2	–	B	EBI2 LPDDR5 data bit 2
G45	EBI2_DQ3	–	B	EBI2 LPDDR5 data bit 3
F52	EBI2_DQ4	–	B	EBI2 LPDDR5 data bit 4
G55	EBI2_DQ5	–	B	EBI2 LPDDR5 data bit 5
E53	EBI2_DQ6	–	B	EBI2 LPDDR5 data bit 6
D50	EBI2_DQ7	–	B	EBI2 LPDDR5 data bit 7
G73	EBI2_DQ8	–	B	EBI2 LPDDR5 data bit 8
F72	EBI2_DQ9	–	B	EBI2 LPDDR5 data bit 9
D74	EBI2_DQ10	–	B	EBI2 LPDDR5 data bit 10
E73	EBI2_DQ11	–	B	EBI2 LPDDR5 data bit 11
F64	EBI2_DQ12	–	B	EBI2 LPDDR5 data bit 12
E63	EBI2_DQ13	–	B	EBI2 LPDDR5 data bit 13
F66	EBI2_DQ14	–	B	EBI2 LPDDR5 data bit 14
E67	EBI2_DQ15	–	B	EBI2 LPDDR5 data bit 15
F48	EBI2_DQS0_C	–	DI	EBI2 LPDDR5 differential read data strobe for byte 0 – minus
F46	EBI2_DQS0_T	–	DI	EBI2 LPDDR5 differential read data strobe for byte 0 – plus
E69	EBI2_DQS1_C	–	DI	EBI2 LPDDR5 differential read data strobe for byte 1 – minus
E71	EBI2_DQS1_T	–	DI	EBI2 LPDDR5 differential read data strobe for byte 1 – plus
G51	EBI2_WCK0_C	–	DO	EBI2 LPDDR5 differential write clock for byte 0 – minus
G49	EBI2_WCK0_T	–	DO	EBI2 LPDDR5 differential write clock for byte 0 – plus
G67	EBI2_WCK1_C	–	DO	EBI2 LPDDR5 differential write clock for byte 1 – minus
G69	EBI2_WCK1_T	–	DO	EBI2 LPDDR5 differential write clock for byte 1 – plus
C61	EBI3_CA0	–	DO	EBI3 LPDDR5 command/address bit 0

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
A61	EBI3_CA1	–	DO	EBI3 LPDDR5 command/address bit 1
D58	EBI3_CA2	–	DO	EBI3 LPDDR5 command/address bit 2
C57	EBI3_CA3	–	DO	EBI3 LPDDR5 command/address bit 3
B56	EBI3_CA4	–	DO	EBI3 LPDDR5 command/address bit 4
A55	EBI3_CA5	–	DO	EBI3 LPDDR5 command/address bit 5
C55	EBI3_CA6	–	DO	EBI3 LPDDR5 command/address bit 6
A59	EBI3_CK_C	–	DO	EBI3 LPDDR5 differential clock – minus
A57	EBI3_CK_T	–	DO	EBI3 LPDDR5 differential clock – plus
C59	EBI3_CS0	–	DO	EBI3 LPDDR5 chip select 0
B60	EBI3_CS1	–	DO	EBI3 LPDDR5 chip select 1
D48	EBI3_DMI0	–	DO	EBI3 LPDDR5 data mask for byte 0
C69	EBI3_DMI1	–	DO	EBI3 LPDDR5 data mask for byte 1
C43	EBI3_DQ0	–	B	EBI3 LPDDR5 data bit 0
C45	EBI3_DQ1	–	B	EBI3 LPDDR5 data bit 1
A43	EBI3_DQ2	–	B	EBI3 LPDDR5 data bit 2
D46	EBI3_DQ3	–	B	EBI3 LPDDR5 data bit 3
C51	EBI3_DQ4	–	B	EBI3 LPDDR5 data bit 4
C53	EBI3_DQ5	–	B	EBI3 LPDDR5 data bit 5
A53	EBI3_DQ6	–	B	EBI3 LPDDR5 data bit 6
A45	EBI3_DQ7	–	B	EBI3 LPDDR5 data bit 7
B74	EBI3_DQ8	–	B	EBI3 LPDDR5 data bit 8
C73	EBI3_DQ9	–	B	EBI3 LPDDR5 data bit 9
A73	EBI3_DQ10	–	B	EBI3 LPDDR5 data bit 10
C71	EBI3_DQ11	–	B	EBI3 LPDDR5 data bit 11
C65	EBI3_DQ12	–	B	EBI3 LPDDR5 data bit 12
A63	EBI3_DQ13	–	B	EBI3 LPDDR5 data bit 13
C63	EBI3_DQ14	–	B	EBI3 LPDDR5 data bit 14
A65	EBI3_DQ15	–	B	EBI3 LPDDR5 data bit 15
B48	EBI3_DQS0_C	–	DI	EBI3 LPDDR5 differential read data strobe for byte 0 – minus
B46	EBI3_DQS0_T	–	DI	EBI3 LPDDR5 differential read data strobe for byte 0 – plus
A69	EBI3_DQS1_C	–	DI	EBI3 LPDDR5 differential read data strobe for byte 1 – minus
A71	EBI3_DQS1_T	–	DI	EBI3 LPDDR5 differential read data strobe for byte 1 – plus
A51	EBI3_WCK0_C	–	DO	EBI3 LPDDR5 differential write clock for byte 0 – minus
A49	EBI3_WCK0_T	–	DO	EBI3 LPDDR5 differential write for byte 0 – plus
B66	EBI3_WCK1_C	–	DO	EBI3 LPDDR5 differential write clock for byte 1 – minus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
B68	EBI3_WCK1_T	–	DO	EBI3 LPDDR5 differential write clock for byte 1 – plus
L69	EBI45_CAL	–	DO	EBI calibration resistor
T70	EBI4_CA0	–	DO	EBI4 LPDDR5 command/address bit 0
T74	EBI4_CA1	–	DO	EBI4 LPDDR5 command/address bit 1
V76	EBI4_CA2	–	DO	EBI4 LPDDR5 command/address bit 2
Y76	EBI4_CA3	–	DO	EBI4 LPDDR5 command/address bit 3
W71	EBI4_CA4	–	DO	EBI4 LPDDR5 command/address bit 4
AA71	EBI4_CA5	–	DO	EBI4 LPDDR5 command/address bit 5
Y74	EBI4_CA6	–	DO	EBI4 LPDDR5 command/address bit 6
W73	EBI4_CK_C	–	DO	EBI4 LPDDR5 differential clock - minus
V74	EBI4_CK_T	–	DO	EBI4 LPDDR5 differential clock - plus
U73	EBI4_CS0	–	DO	EBI4 LPDDR5 chip select 0
U71	EBI4_CS1	–	DO	EBI4 LPDDR5 chip select 1
N75	EBI4_DMI0	–	DO	EBI4 LPDDR5 data mask for byte 0
AC77	EBI4_DMI1	–	DO	EBI4 LPDDR5 data mask for byte 1
H72	EBI4_DQ0	–	B	EBI4 LPDDR5 data bit 0
J71	EBI4_DQ1	–	B	EBI4 LPDDR5 data bit 1
J75	EBI4_DQ2	–	B	EBI4 LPDDR5 data bit 2
K72	EBI4_DQ3	–	B	EBI4 LPDDR5 data bit 3
P72	EBI4_DQ4	–	B	EBI4 LPDDR5 data bit 4
R71	EBI4_DQ5	–	B	EBI4 LPDDR5 data bit 5
P74	EBI4_DQ6	–	B	EBI4 LPDDR5 data bit 6
N71	EBI4_DQ7	–	B	EBI4 LPDDR5 data bit 7
AG71	EBI4_DQ8	–	B	EBI4 LPDDR5 data bit 8
AG75	EBI4_DQ9	–	B	EBI4 LPDDR5 data bit 9
AG77	EBI4_DQ10	–	B	EBI4 LPDDR5 data bit 10
AF70	EBI4_DQ11	–	B	EBI4 LPDDR5 data bit 11
AB74	EBI4_DQ12	–	B	EBI4 LPDDR5 data bit 12
AA73	EBI4_DQ13	–	B	EBI4 LPDDR5 data bit 13
AC73	EBI4_DQ14	–	B	EBI4 LPDDR5 data bit 14
AD72	EBI4_DQ15	–	B	EBI4 LPDDR5 data bit 15
L75	EBI4_DQS0_C	–	DI	EBI4 LPDDR5 differential read data strobe for byte 0 – minus
K74	EBI4_DQS0_T	–	DI	EBI4 LPDDR5 differential read data strobe for byte 0 – plus
AE73	EBI4_DQS1_C	–	DI	EBI4 LPDDR5 differential read data strobe for byte 1 – minus
AF74	EBI4_DQS1_T	–	DI	EBI4 LPDDR5 differential read data strobe for byte 1 – plus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
M72	EBI4_WCK0_C	–	DO	EBI4 LPDDR5 differential write clock for byte 0 – minus
L71	EBI4_WCK0_T	–	DO	EBI4 LPDDR5 differential write clock for byte 0 – plus
AD76	EBI4_WCK1_C	–	DO	EBI4 LPDDR5 differential write clock for byte 1 – minus
AE77	EBI4_WCK1_T	–	DO	EBI4 LPDDR5 differential write clock for byte 1 – plus
U77	EBI5_CA0	–	DO	EBI5 LPDDR5 command/address bit 0
T80	EBI5_CA1	–	DO	EBI5 LPDDR5 command/address bit 1
R77	EBI5_CA2	–	DO	EBI5 LPDDR5 command/address bit 2
N77	EBI5_CA3	–	DO	EBI5 LPDDR5 command/address bit 3
M80	EBI5_CA4	–	DO	EBI5 LPDDR5 command/address bit 4
M78	EBI5_CA5	–	DO	EBI5 LPDDR5 command/address bit 5
L77	EBI5_CA6	–	DO	EBI5 LPDDR5 command/address bit 6
P80	EBI5_CK_C	–	DO	EBI5 LPDDR5 differential clock – minus
N81	EBI5_CK_T	–	DO	EBI5 LPDDR5 differential clock – plus
R81	EBI5_CS0	–	DO	EBI5 LPDDR5 chip select 0
T78	EBI5_CS1	–	DO	EBI5 LPDDR5 chip select 1
H78	EBI5_DMI0	–	DO	EBI5 LPDDR5 data mask for byte 0
AA77	EBI5_DMI1	–	DO	EBI5 LPDDR5 data mask for byte 1
E77	EBI5_DQ0	–	B	EBI5 LPDDR5 data bit 0
F76	EBI5_DQ1	–	B	EBI5 LPDDR5 data bit 1
D80	EBI5_DQ2	–	B	EBI5 LPDDR5 data bit 2
G77	EBI5_DQ3	–	B	EBI5 LPDDR5 data bit 3
J77	EBI5_DQ4	–	B	EBI5 LPDDR5 data bit 4
K78	EBI5_DQ5	–	B	EBI5 LPDDR5 data bit 5
K80	EBI5_DQ6	–	B	EBI5 LPDDR5 data bit 6
E81	EBI5_DQ7	–	B	EBI5 LPDDR5 data bit 7
AG81	EBI5_DQ8	–	B	EBI5 LPDDR5 data bit 8
AE81	EBI5_DQ9	–	B	EBI5 LPDDR5 data bit 9
AF80	EBI5_DQ10	–	B	EBI5 LPDDR5 data bit 10
AD80	EBI5_DQ11	–	B	EBI5 LPDDR5 data bit 11
W77	EBI5_DQ12	–	B	EBI5 LPDDR5 data bit 12
U81	EBI5_DQ13	–	B	EBI5 LPDDR5 data bit 13
V80	EBI5_DQ14	–	B	EBI5 LPDDR5 data bit 14
W79	EBI5_DQ15	–	B	EBI5 LPDDR5 data bit 15
G81	EBI5_DQS0_C	–	DI	EBI5 LPDDR5 differential read data strobe for byte 0 – minus
AB80	EBI5_DQS1_C	–	DI	EBI5 LPDDR5 differential read data strobe for byte 1 – minus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
F80	EBI5_DQS0_T	–	DI	EBI5 LPDDR5 differential read data strobe for byte 0 – plus
AC81	EBI5_DQS1_T	–	DI	EBI5 LPDDR5 differential read data strobe for byte 1 – plus
J81	EBI5_WCK0_C	–	DO	EBI5 LPDDR5 differential write clock for byte 0 – minus
Y80	EBI5_WCK1_C	–	DO	EBI5 LPDDR5 differential write clock for byte 1 – minus
H80	EBI5_WCK0_T	–	DO	EBI5 LPDDR5 differential write clock for byte 0 – plus
AA81	EBI5_WCK1_T	–	DO	EBI5 LPDDR5 differential write clock for byte 1 – plus
BE75	EDP0_AUX_M	–	AI, AO	eDP/DP 0 auxiliary channel – minus
BD76	EDP0_AUX_P	–	AI, AO	eDP/DP 0 auxiliary channel – plus
BA73	EDP0_TX0_M	–	AO	eDP/DP 0 transmit channel 0 – minus
AY74	EDP0_TX0_P	–	AO	eDP/DP 0 transmit channel 0 – plus
BB76	EDP0_TX1_M	–	AO	eDP/DP 0 transmit channel 1 – minus
BA75	EDP0_TX1_P	–	AO	eDP/DP 0 transmit channel 1 – plus
BC75	EDP0_TX2_M	–	AO	eDP/DP 0 transmit channel 2 – minus
BB74	EDP0_TX2_P	–	AO	eDP/DP 0 transmit channel 2 – plus
BD74	EDP0_TX3_M	–	AO	eDP/DP 0 transmit channel 3 – minus
BC73	EDP0_TX3_P	–	AO	eDP/DP 0 transmit channel 3 – plus
BF66	EDP1_AUX_M	–	AI, AO	eDP/DP 1 auxiliary channel – minus
BF68	EDP1_AUX_P	–	AI, AO	eDP/DP 1 auxiliary channel – plus
BE71	EDP1_TX0_M	–	AO	eDP/DP 1 transmit channel 0 – minus
BE73	EDP1_TX0_P	–	AO	eDP/DP 1 transmit channel 0 – plus
BG71	EDP1_TX1_M	–	AO	eDP/DP 1 transmit channel 1 – minus
BG73	EDP1_TX1_P	–	AO	eDP/DP 1 transmit channel 1 – plus
BF70	EDP1_TX2_M	–	AO	eDP/DP 1 transmit channel 2 – minus
BF72	EDP1_TX2_P	–	AO	eDP/DP 1 transmit channel 2 – plus
BG67	EDP1_TX3_M	–	AO	eDP/DP 1 transmit channel 3 – minus
BG69	EDP1_TX3_P	–	AO	eDP/DP 1 transmit channel 3 – plus
BC65	EDP2_AUX_M	–	AI, AO	eDP/DP 2 auxiliary channel – minus
BC67	EDP2_AUX_P	–	AI, AO	eDP/DP 2 auxiliary channel – plus
BB70	EDP2_TX0_M	–	AO	eDP/DP 2 transmit channel 0 – minus
BB72	EDP2_TX0_P	–	AO	eDP/DP 2 transmit channel 0 – plus
BD70	EDP2_TX1_M	–	AO	eDP/DP 2 transmit channel 1 – minus
BD72	EDP2_TX1_P	–	AO	eDP/DP 2 transmit channel 1 – plus
BC69	EDP2_TX2_M	–	AO	eDP/DP 2 transmit channel 2 – minus
BC71	EDP2_TX2_P	–	AO	eDP/DP 2 transmit channel 2 – plus
BD66	EDP2_TX3_M	–	AO	eDP/DP 2 transmit channel 3 – minus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
BD68	EDP2_TX3_P	–	AO	eDP/DP 2 transmit channel 3 – plus
BA57	EDP3_AUX_M	–	AI, AO	eDP/DP 3 auxiliary channel – minus
BA59	EDP3_AUX_P	–	AI, AO	eDP/DP 3 auxiliary channel – plus
AY62	EDP3_TX0_M	–	AO	eDP/DP 3 transmit channel 0 – minus
AY64	EDP3_TX0_P	–	AO	eDP/DP 3 transmit channel 0 – plus
BB62	EDP3_TX1_M	–	AO	eDP/DP 3 transmit channel 1 – minus
BB64	EDP3_TX1_P	–	AO	eDP/DP 3 transmit channel 1 – plus
BA61	EDP3_TX2_M	–	AO	eDP/DP 3 transmit channel 2 – minus
BA63	EDP3_TX2_P	–	AO	eDP/DP 3 transmit channel 2 – plus
BB58	EDP3_TX3_M	–	AO	eDP/DP 3 transmit channel 3 – minus
BB60	EDP3_TX3_P	–	AO	eDP/DP 3 transmit channel 3 – plus
BA9	MD_PS_HOLD	SAIL_PX_3_ BPP	DI	Power-supply hold signal from main domain
T10	PCIE0_REFCLK_M	–	AI, AO	PCIe 0 Gen 4 reference clock – minus
U9	PCIE0_REFCLK_P	–	AI, AO	PCIe 0 Gen 4 reference clock – plus
W9	PCIE0_RX0_M	–	AI	PCIe 0 Gen 4 receive – minus
Y10	PCIE0_RX0_P	–	AI	PCIe 0 Gen 4 receive – plus
V8	PCIE0_RX1_M	–	AI	PCIe 0 Gen 4 receive – minus
W7	PCIE0_RX1_P	–	AI	PCIe 0 Gen 4 receive – plus
R9	PCIE0_TX0_M	–	AO	PCIe 0 Gen 4 transmit – minus
T8	PCIE0_TX0_P	–	AO	PCIe 0 Gen 4 transmit – plus
P8	PCIE0_TX1_M	–	AO	PCIe 0 Gen 4 transmit – minus
R7	PCIE0_TX1_P	–	AO	PCIe 0 Gen 4 transmit – plus
AE7	PCIE1_REFCLK_M	–	AI, AO	PCIe 1 Gen 4 reference clock – minus
AF6	PCIE1_REFCLK_P	–	AI, AO	PCIe 1 Gen 4 reference clock – plus
AK10	PCIE1_RX0_M	–	AI	PCIe 1 Gen 4 receive – minus
AL9	PCIE1_RX0_P	–	AI	PCIe 1 Gen 4 receive – plus
AJ7	PCIE1_RX1_M	–	AI	PCIe 1 Gen 4 receive – minus
AK6	PCIE1_RX1_P	–	AI	PCIe 1 Gen 4 receive – plus
AH10	PCIE1_RX2_M	–	AI	PCIe 1 Gen 4 receive – minus
AJ9	PCIE1_RX2_P	–	AI	PCIe 1 Gen 4 receive – plus
AG9	PCIE1_RX3_M	–	AI	PCIe 1 Gen 4 receive – minus
AH8	PCIE1_RX3_P	–	AI	PCIe 1 Gen 4 receive – plus
AD10	PCIE1_TX0_M	–	AO	PCIe 1 Gen 4 transmit – minus
AE9	PCIE1_TX0_P	–	AO	PCIe 1 Gen 4 transmit – plus
AC7	PCIE1_TX1_M	–	AO	PCIe 1 Gen 4 transmit – minus
AD6	PCIE1_TX1_P	–	AO	PCIe 1 Gen 4 transmit – plus
AB10	PCIE1_TX2_M	–	AO	PCIe 1 Gen 4 transmit – minus
AC9	PCIE1_TX2_P	–	AO	PCIe 1 Gen 4 transmit – plus

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
AA7	PCIE1_TX3_M	–	AO	PCIe 1 Gen 4 transmit – minus
AB6	PCIE1_TX3_P	–	AO	PCIe 1 Gen 4 transmit – plus
BC39	PS_HOLD	PX_3_BPP	DO	Main domain power-supply hold signal to PMIC
AA11	REFGEN_REXT0	–	AI	High-speed interface – external resistor 0
H36	REFGEN_REXT1	–	AI	High-speed interface – external resistor 1
AJ71	REFGEN_REXT2	–	AI	High-speed interface – external resistor 2
AY28	REFGEN_REXT3	–	AI	High-speed interface – external resistor 3
AH72	RESIN_N	PX_0	DI	Main domain reset input
BD40	RESOUT_N	PX_3	DO	Main domain reset output
AY12	SAILSS_CXO	SAIL_PX_11	DI	Core crystal oscillator for SAIL domain (digital 19.2 Hz system clock)
M4	SAILSS_JTAG_SRST_N	SAIL_PX_3	DI-PU	SAIL domain JTAG reset for debug
M2	SAILSS_JTAG_TCK	SAIL_PX_3	DI-PU	SAIL domain JTAG clock input
N3	SAILSS_JTAG_TDI	SAIL_PX_3	DI-PU:nppd kp	SAIL domain JTAG data input
N1	SAILSS_JTAG_TDO	SAIL_PX_3	DO-Z	SAIL domain JTAG data output
N5	SAILSS_JTAG_TMS	SAIL_PX_3	DI-PU:nppd kp	SAIL domain JTAG mode select input
L5	SAILSS_JTAG_TRST_N	SAIL_PX_3	DI-B-PD:nppu kp	SAIL domain JTAG reset
AW11	SAILSS_MODE_0	SAIL_PX_3	DI-S PD	Mode control bits [1:0]
BA11	SAILSS_MODE_1	SAIL_PX_3	DI-S PD	00 for mission mode 11 for boundary scan mode
AV12	SAILSS_PS_HOLD	SAIL_PX_3	DO	Power-supply hold signal from SAILSS
BA13	SAILSS_RESIN_N	SAIL_PX_3	DI	SAIL domain reset input
BC9	SAILSS_RESOUT_N	SAIL_PX_3	DO	SAIL domain reset output
AL3	SGMII0_RX_M	–	AI	SGMII interface 0 serial data Rx – minus
AM4	SGMII0_RX_P	–	AI	SGMII interface 0 serial data Rx – plus
AM2	SGMII0_TX_M	–	AO	SGMII interface 0 serial data Tx – minus
AN3	SGMII0_TX_P	–	AO	SGMII interface 0 serial data Tx – plus
AP2	SGMII1_RX_M	–	AI	SGMII interface 1 serial data Rx – minus
AR3	SGMII1_RX_P	–	AI	SGMII interface 1 serial data Rx – plus
AR1	SGMII1_TX_M	–	AO	SGMII interface 1 serial data Tx – minus
AT2	SGMII1_TX_P	–	AO	SGMII interface 1 serial data Tx – plus
BB36	SLEEP_CLK	PX_3	DI	Sleep clock
AJ73	SPMI_CLK	PX_0_BPP	B	Slave and PBUS interface for PMICs – clock
AH74	SPMI_DATA	PX_0_BPP	B	Slave and PBUS interface for PMICs – data
BE79	UFS0_REFCLK	PX_9	DO	UFS 0 reference clock

Table 2-2 Pin descriptions – primary pins (cont.)

Pin no.	Pin name	Pad voltage	Pad type	Functional description
BD78	UFS0_RESET_N	PX_9	DO	UFS 0 reset
BF78	UFS0_RX0_M	–	AI	UFS 0 receive 0 – minus
BE77	UFS0_RX0_P	–	AI	UFS 0 receive 0 – plus
BG77	UFS0_RX1_M	–	AI	UFS 0 receive 1 – minus
BF76	UFS0_RX1_P	–	AI	UFS 0 receive 1 – plus
BC81	UFS0_TX0_M	–	AO	UFS 0 transmit 0 – minus
BD80	UFS0_TX0_P	–	AO	UFS 0 transmit 0 – plus
BB78	UFS0_TX1_M	–	AO	UFS 0 transmit 1 – minus
BC79	UFS0_TX1_P	–	AO	UFS 0 transmit 1 – plus
AW79	UFS1_REFCLK	PX_10	DO	UFS 1 reference clock
AW81	UFS1_RESET_N	PX_10	DO	UFS 1 reset
BA81	UFS1_RX0_M	–	AI	UFS 1 receive 0 – minus
AY80	UFS1_RX0_P	–	AI	UFS 1 receive 0 – plus
BB80	UFS1_RX1_M	–	AI	UFS 1 receive 1 – minus
BA79	UFS1_RX1_P	–	AI	UFS 1 receive 1 – plus
AU79	UFS1_TX0_M	–	AO	UFS 1 transmit 0 – minus
AV80	UFS1_TX0_P	–	AO	UFS 1 transmit 0 – plus
AT80	UFS1_TX1_M	–	AO	UFS 1 transmit 1 – minus
AU81	UFS1_TX1_P	–	AO	UFS 1 transmit 1 – plus
C37	USB0_HS_DM	–	AI, AO	USB 0 high-speed data – minus
C35	USB0_HS_DP	–	AI, AO	USB 0 high-speed data – plus
A35	USB0_SS_RX_M	–	AI	USB 0 super-speed receive – minus
A37	USB0_SS_RX_P	–	AI	USB 0 super-speed receive – plus
E35	USB0_SS_TX_M	–	AO	USB 0 super-speed transmit – minus
E37	USB0_SS_TX_P	–	AO	USB 0 super-speed transmit – plus
C41	USB1_HS_DM	–	AI, AO	USB 1 high-speed data – minus
C39	USB1_HS_DP	–	AI, AO	USB 1 high-speed data – plus
A39	USB1_SS_RX_M	–	AI	USB 1 super-speed receive – minus
A41	USB1_SS_RX_P	–	AI	USB 1 super-speed receive – plus
E39	USB1_SS_TX_M	–	AO	USB 1 super-speed transmit – minus
E41	USB1_SS_TX_P	–	AO	USB 1 super-speed transmit – plus
G41	USB2_HS_DM	–	AI, AO	USB 2 high-speed data – minus
G39	USB2_HS_DP	–	AI, AO	USB 2 high-speed data – plus

GPIO pins can support multiple functions. To assign GPIOs to particular functions (such as the options listed in the preceding table), designers must identify all their application's requirements and map each GPIO to its function—carefully avoiding conflicts in GPIO assignments. See [Table 2-3](#) for a list of all supported functions for each GPIO.

Note Board designers must examine each GPIO's external connection and programmed configuration, and take steps necessary to avoid excessive leakage current. Combinations of the following factors must be controlled properly:

- GPIO configuration
 - Input vs. output
 - Pull-up or pull-down
- External connections
 - Unused inputs
 - Connections to high-impedance (tri-state) outputs
 - Connections to external devices that may not be attached

To help designers define their products' GPIO assignments, QTI provides an Excel spreadsheet that lists all QCS9100 GPIOs (in numeric order), pad numbers, pad voltages, pull states, and available configurations.

Note Click the following link to download the *QCS9100 + PMM8650AU Pin Assignment and GPIO Configuration Spreadsheet (80-73415-1A)* from the Qualcomm.com website.

After successfully logging on, the document is downloaded.

Table 2-3 Pin descriptions – GPIO pins

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
BF4	GPIO_0		PX_3	PD:nppukp	Configurable I/O	Y
BE5	GPIO_1		PX_3	PU:nppdkp	Configurable I/O	Y
		PCIE0_CLKREQ_N			PCIE0 clock request	
BF6	GPIO_2		PX_3	PD:nppukp	Configurable I/O	Y
BE7	GPIO_3		PX_3	PU:nppdkp	Configurable I/O	Y
		PCIE1_CLKREQ_N			PCIE1 clock request	
BG7	GPIO_4		PX_3	PD:nppukp	Configurable I/O	Y
BF8	GPIO_5		PX_3	PD:nppukp	Configurable I/O	Y
BD8	GPIO_6		PX_3	PD:nppukp	Configurable I/O	Y
		EMAC0_PTP_AUX_TS_I_0			EMAC0 trigger 0 A for auxiliary snapshot	
		EMAC0_PTP_PPS_O_0			EMAC0 configurable PPS output 0	
		EMAC1_PTP_AUX_TS_I_0			EMAC1 trigger 0 A for auxiliary snapshot	
		EMAC1_PTP_PPS_O_0			EMAC1 configurable PPS output 0	
BE9	GPIO_7		PX_3	PD:nppukp	Configurable I/O	Y
		SGMII_PHY_INTR0_N			SGMII0 PHY interrupt	
BG9	GPIO_8		PX_3	PD:nppukp	Configurable I/O	N
		EMAC0_MDC			EMAC0 management interface clock	
BF10	GPIO_9		PX_3	PD:nppukp	Configurable I/O	N
		EMAC0_MDIO			EMAC0 management interface I/O	
		GP_PDM_MIRA[2]			General-purpose PDM output 2 A	
BD2	GPIO_10		PX_3	PD:nppukp	Configurable I/O	Y
		USB2PHY_AC_EN0			USB AC coupling control for USB0 port	
		EMAC0_PTP_AUX_TS_I_1			EMAC0 trigger 1 A for auxiliary snapshot	
		EMAC0_PTP_PPS_O_1			EMAC0 configurable PPS output 1	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		EMAC1_PTP_AUX_TS_I_1			EMAC1 trigger 1 A for auxiliary snapshot	
		EMAC1_PTP_PPS_O_1			EMAC1 configurable PPS output 1	
		GP_PDM_MIRB[2]			General-purpose PDM output 2 B	
		BOOT_CONFIG[12]			Boot configuration bit 12	
BD4	GPIO_11		PX_3	PD:nppukp	Configurable I/O	Y
		USB2PHY_AC_EN1			USB AC coupling control for USB 1 port	
		EMAC0_PTP_AUX_TS_I_2			EMAC0 trigger 2 A for auxiliary snapshot	
		EMAC0_PTP_PPS_O_2			EMAC0 configurable PPS output 2	
		EMAC1_PTP_AUX_TS_I_2			EMAC1 trigger 2 A for auxiliary snapshot	
		EMAC1_PTP_PPS_O_2			EMAC1 configurable PPS output 2	
		GP_PDM_MIRA[1]			General-purpose PDM output 1 A	
		BOOT_CONFIG[13]			Boot configuration bit 13	
BE3	GPIO_12		PX_3	PD:nppukp	Configurable I/O	Y
		USB2PHY_AC_EN2			USB AC coupling control for USB 2 port	
		EMAC0_PTP_AUX_TS_I_3			EMAC0 trigger 3 A for auxiliary snapshot	
		EMAC0_PTP_PPS_O_3			EMAC0 configurable PPS output 3	
		EMAC1_PTP_AUX_TS_I_3			EMAC1 trigger 3 A for auxiliary snapshot	
		EMAC1_PTP_PPS_O_3			EMAC1 configurable PPS output 3	
		EMAC0_MCG_PST_TRIG_LW[0]			EMAC0 trigger input 0 for media clock generation	
		GP_PDM_MIRB[1]			General-purpose PDM output 1 B	
		BOOT_CONFIG[14]			Boot configuration bit 14	
J1	GPIO_13		PX_3	PD:nppukp	Configurable I/O	N

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP3_SE0_L0			QUP3 SE0 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO/QSPI_MISO	
		EMAC0_MCG_PST_TRIG_LW[1]			EMAC0 trigger input 1 for media clock generation	
J3	GPIO_14		PX_3	PD:nppukp	Configurable I/O	N
		QUP3_SE0_L1			QUP3 SE0 lane 1: UART_RFR/HS-UART_RFR/ I2C_SCL/SPI-M_MOSI/QSPI_MOSI	
		EMAC0_MCG_PST_TRIG_LW[2]			EMAC0 trigger input 2 for media clock generation	
J5	GPIO_15		PX_3	PD:nppukp	Configurable I/O	N
		QUP3_SE0_L2			QUP3 SE0 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK/QSPI_SCLK	
		EMAC0_MCG_PST_TRIG_LW[3]			EMAC0 trigger input 3 for media clock generation	
K2	GPIO_16		PX_3	PD:nppukp	Configurable I/O	Y
		QUP3_SE0_L3			QUP3 SE0 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0/QSPI_CS	
		EMAC1_MCG_PST_TRIG_LW[3]			EMAC1 trigger input 0 for media clock generation	
K4	GPIO_17		PX_3	PD:nppukp	Configurable I/O	N
		QUP3_SE0_L4			QUP3 SE0 lane 4: SPI-M_CS1/QSPI_IO2	
		EMAC1_MCG_PST_TRIG_LW[1]			EMAC1 trigger input 1 for media clock generation	
L1	GPIO_18		PX_3	PD:nppukp	Configurable I/O	N
		QUP3_SE0_L5			QUP3 SE0 lane 5: SPI-M_CS2/QSPI_IO3	
		EMAC1_MCG_PST_TRIG_LW[2]			EMAC1 trigger input 2 for media clock generation	
L3	GPIO_19		PX_3	PD:nppukp	Configurable I/O	Y

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP3_SE0_L6			QUP3 SE0 lane 6: QSPI_INT	
		EMAC1_MCG_PST_TRIG_LW[3]			EMAC1 trigger input 3 for media clock generation	
BG21	GPIO_20		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE0_L0			QUP0 SE0 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
		EMAC1_MDC			EMAC1 management interface clock	
BG19	GPIO_21		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE0_L1			QUP0 SE0 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	
		EMAC1_MDIO			EMAC1 management interface I/O	
BE21	GPIO_22		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE0_L2			QUP0 SE0 lane 2: UART_TX/SPI-M_SCLK	
BF20	GPIO_23		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE0_L3			QUP0 SE0 lane 3: UART_RX/SPI-M_CS0	
BD20	GPIO_24		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE1_L0			QUP0 SE1 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
BE19	GPIO_25		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE1_L1			QUP0 SE1 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	
BF18	GPIO_26		PX_3	PD:nppukp	Configurable I/O	Y
		SGMII_PHY_INTR1_N			SGMII1 PHY interrupt	
		QUP0_SE1_L2			QUP0 SE1 lane 2: UART_TX/SPI-M_SCLK	
BD18	GPIO_27		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE1_L3			QUP0 SE1 lane 3: UART_RX/SPI-M_CS0	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
BG15	GPIO_28		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE3_L0			QUP0 SE3 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
BE17	GPIO_29		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE3_L1			QUP0 SE3 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
BF16	GPIO_30		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE3_L2			QUP0 SE3 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
BD16	GPIO_31		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE3_L3			QUP0 SE3 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
BG13	GPIO_32		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE4_L0			QUP0 SE4 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO/SPI-S_MISO	
BE15	GPIO_33		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE4_L1			QUP0 SE4 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
		GCC_GP4_CLK_MIRA			General-purpose Clock 4 A	
BF14	GPIO_34		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE4_L2			QUP0 SE4 lane 2: UART_TX/SPI-M_SCLK/SPI-S_SCLK	
		GCC_GP5_CLK_MIRA			General-purpose Clock 5 A	
BE13	GPIO_35		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE4_L3			QUP0 SE4 lane 3: UART_RX/SPI-M_CS0/SPI-M_CS	
		GP_MN			General-purpose M/N:D counter output	
BF12	GPIO_36		PX_3	PD:nppukp	Configurable I/O	Y

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP0_SE2_L0			QUP0 SE2 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
		QUP0_SE5_L0			QUP0 SE5 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO/SPI-S_MISO	
BD12	GPIO_37		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE2_L1			QUP0 SE2 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
		QUP0_SE5_L1			QUP0 SE5 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
BE11	GPIO_38		PX_3	PD:nppukp	Configurable I/O	N
		QUP0_SE5_L2			QUP0 SE5 lane 2: UART_TX/SPI-M_SCLK/SPI-S_SCLK	
		QUP0_SE2_L2			QUP0 SE2 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
		BOOT_CONFIG[1]			Boot configuration bit 1	
BD10	GPIO_39		PX_3	PD:nppukp	Configurable I/O	Y
		QUP0_SE5_L3			QUP0 SE5 lane 3: UART_RX/SPI-M_CS0/SPI-S_CS	
		QUP0_SE2_L3			QUP0 SE2 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
BD30	GPIO_40		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE0_L0			QUP1 SE0 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
		QUP1_SE1_L2			QUP1 SE1 lane 2: UART_TX/SPI-M_SCLK	
BE27	GPIO_41		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE0_L1			QUP1 SE0 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	
		QUP1_SE1_L3			QUP1 SE1 lane 3: UART_RX/SPI-M_CS0	
BD38	GPIO_42		PX_3	PD:nppukp	Configurable I/O	Y

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP1_SE1_L0			QUP1 SE1 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
		QUP1_SE0_L2			QUP1 SE0 lane 2: UART_TX/SPI-M_SCLK	
		GCC_GP5_CLK_MIRB			General-purpose Clock 5 B	
BE37	GPIO_43		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE1_L1			QUP1 SE1 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	
		QUP1_SE0_L3			QUP1 SE0 lane 3: UART_RX/SPI-M_CS0	
BD36	GPIO_44		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE2_L2			QUP1 SE2 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
		QUP1_SE3_L0			QUP1 SE3 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
BC37	GPIO_45		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE2_L3			QUP1 SE2 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
		QUP1_SE3_L1			QUP1 SE3 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
BE35	GPIO_46		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE3_L2			QUP1 SE3 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
		QUP1_SE2_L0			QUP1 SE2 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
BD34	GPIO_47		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE3_L3			QUP1 SE3 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
		QUP1_SE2_L1			QUP1 SE2 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
BE29	GPIO_48		PX_3	PD:nppukp	Configurable I/O	Y

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP1_SE4_L0			QUP1 SE4 lane 0: UART_CTS/ I2C_SDA/SPI-M_MISO/SPI-S_MISO	
		BOOT_CONFIG[0]			Boot configuration bit 0	
BD32	GPIO_49		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE4_L1			QUP1 SE4 lane 1: UART_RFR/ I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
BF26	GPIO_50		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE4_L2			QUP1 SE4 lane 2: UART_TX/SPI- M_SCLK/SPI-S_SCLK	
		CCI_ASYNC_IN4			Camera control interface async 4	
		FORCED_USB_BOOT			Boot strap to enter USB0 emergency download mode. See <i>QCS9100M Technical Reference Manual (80-73416-5)</i> for details.	
BD26	GPIO_51		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE4_L3			QUP1 SE4 lane 3: UART_RX/SPI- M_CS0/SPI-S_CS	
		GCC_GP1_CLK_MIRB			General-purpose Clock 1 B	
BE25	GPIO_52		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE5_L0			QUP1 SE5 lane 0: UART_CTS/ I2C_SDA/SPI-M_MISO/SPI-S_MISO	
		CCI_TIMER4			Camera 4 control interface timer	
		CCI_I2C_SDA1			Camera 1 I ² C Data	
		GCC_GP2_CLK_MIRB			General-purpose Clock 2 B	
BG25	GPIO_53		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE5_L1			QUP1 SE5 lane 1: UART_RFR/ I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
		CCI_TIMER5			Camera 5 control interface timer	
		CCI_I2C_SCL1			Camera 1 I ² C clock	
		GCC_GP3_CLK_MIRB			General-purpose clock 3 B	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
BF24	GPIO_54		PX_3	PD:nppukp	Configurable I/O	N
		QUP1_SE5_L2			QUP1 SE5 lane 2: UART_TX/SPI-M_SCLK/SPI-S_SCLK	
		CCI_TIMER6			Camera 6 control interface timer	
		CCI_I2C_SDA3			Camera 3 I ² C data	
BD24	GPIO_55		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE5_L3			QUP1 SE5 lane 3: UART_RX/SPI-M_CS0/SPI-M_CS	
		CCI_TIMER7			Camera 7 control interface timer	
		CCI_I2C_SCL3			Camera 3 I ² C clock	
		GCC_GP4_CLK_MIRB			General-purpose clock 4 B	
BE23	GPIO_56		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE6_L0			QUP1 SE6 lane 0: UART_CTS/I2C_SDA	
		QUP1_SE6_L2			QUP1 SE6 lane 2: UART_TX	
		CCI_TIMER8			Camera 8 control interface timer	
		CCI_I2C_SDA5			Camera 5 I ² C data	
BF22	GPIO_57		PX_3	PD:nppukp	Configurable I/O	Y
		QUP1_SE6_L1			QUP1 SE6 lane 1: UART_RFR/I2C_SCL	
		QUP1_SE6_L3			QUP1 SE6 lane 3: UART_RX	
		CCI_TIMER9			Camera 9 control interface timer	
		CCI_I2C_SCL5			Camera 5 I ² C clock	
BB10	GPIO_58		PX_3	PD:nppukp	Configurable I/O	Y
		CCI_I2C_SDA7			Camera 7 I ² C data	
		BOOT_CONFIG[11]			Boot configuration bit 11	
BC11	GPIO_59		PX_3	PD:nppukp	Configurable I/O	Y
		CCI_I2C_SCL7			Camera 7 I ² C clock	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
BB12	GPIO_60		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SDA0			Camera 0 I ² C data	
BC13	GPIO_61		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SCL0			Camera 0 I ² C clock	
BB14	GPIO_62		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SDA2			Camera 2 I ² C data	
AY14	GPIO_63		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SCL2			Camera 2 I ² C clock	
BA15	GPIO_64		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SDA4			Camera 4 I ² C data	
BC15	GPIO_65		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SCL4			Camera 4 I ² C clock	
BB16	GPIO_66		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SDA6			Camera 6 I ² C data	
		CCI_ASYNC_IN5			Camera control interface async 5	
AY16	GPIO_67		PX_3	PD:nppukp	Configurable I/O	N
		CCI_I2C_SCL6			Camera 6 I ² C clock	
BC33	GPIO_68		PX_3	PD:nppukp	Configurable I/O	N
		CCI_TIMER0			Camera 0 control interface timer	
		CCI_ASYNC_IN0			Camera control interface async 0	
BA35	GPIO_69		PX_3	PD:nppukp	Configurable I/O	N
		CCI_TIMER1			Camera 1 control interface timer	
		CCI_ASYNC_IN1			Camera control interface async 1	
AY36	GPIO_70		PX_3	PD:nppukp	Configurable I/O	N
		CCI_TIMER2			Camera 2 control interface timer	
		CCI_ASYNC_IN2			Camera control interface async 2	
BB34	GPIO_71		PX_3	PD:nppukp	Configurable I/O	N

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		CCI_TIMER3			Camera 3 control interface timer	
		CCI_ASYNC_IN3			Camera control interface async 3	
BB32	GPIO_72		PX_3	PD:nppukp	Configurable I/O	Y
		CAM_MCLK0			Camera 0 MCLK	
BA33	GPIO_73		PX_3	PD:nppukp	Configurable I/O	Y
		CAM_MCLK1			Camera 1 MCLK	
AY34	GPIO_74		PX_3	PD:nppukp	Configurable I/O	Y
		CAM_MCLK2			Camera 2 MCLK	
BA31	GPIO_75		PX_3	PD:nppukp	Configurable I/O	Y
		CAM_MCLK3			Camera 3 MCLK	
BC29	GPIO_76		PX_3	PD:nppukp	Configurable I/O	Y
BB30	GPIO_77		PX_3	PD:nppukp	Configurable I/O	Y
AY32	GPIO_78		PX_3	PD:nppukp	Configurable I/O	Y
AY30	GPIO_79		PX_3	PD:nppukp	Configurable I/O	Y
BC27	GPIO_80		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE0_L0			QUP2 SE0 lane 0: UART_CTS/ I2C_SDA/SPI-M_MISO	
		GP_PDM_MIRA[0]			General-purpose PDM output 0 A	
BA27	GPIO_81		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE0_L1			QUP2 SE0 lane 1: UART_RFR/ I2C_SCL/SPI-M_MOSI	
		GP_PDM_MIRB[0]			General-purpose PDM output 0 B	
AY26	GPIO_82		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE0_L2			QUP2 SE0 lane 2: UART_TX/SPI- M_SCLK	
		MDP_VSYNC_S			MDP vertical sync	
		GCC_GP1_CLK_MIRA			General-purpose clock 1 A	
BB26	GPIO_83		PX_3	PD:nppukp	Configurable I/O	Y

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP2_SE0_L3			QUP2 SE0 lane 3: UART_RX/SPI-M_CS0	
		MDP_VSYNC_E			MDP vertical sync – external	
		GCC_GP2_CLK_MIRA			General-purpose clock 2 A	
BC25	GPIO_84		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE1_L0			QUP2 SE1 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
		QUP2_SE5_L2			QUP2 SE5 lane 2: UART_TX/SPI-M_SCLK/SPI-S_SCLK	
		MDP_VSYNC_P			MDP vertical sync – Primary	
		GCC_GP3_CLK_MIRA			General-purpose clock 3 A	
BA25	GPIO_85		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE1_L1			QUP2 SE1 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	
		QUP2_SE5_L3			QUP2 SE5 lane 3: UART_RX/SPI-M_CS0/SPI-M_CS	
AY24	GPIO_86		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE2_L0			QUP2 SE2 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
BC23	GPIO_87		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE2_L1			QUP2 SE2 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
AY22	GPIO_88		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE2_L2			QUP2 SE2 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
BA23	GPIO_89		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE2_L3			QUP2 SE2 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
BB22	GPIO_90		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE2_L4			QUP2 SE2 lane 4: SPI-M_CS1	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
BC21	GPIO_91		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE3_L0			QUP2 SE3 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI-M_MISO	
BA21	GPIO_92		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE3_L1			QUP2 SE3 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/SPI-M_MOSI	
AY20	GPIO_93		PX_3	PD:nppukp	Configurable I/O	N
		QUP2_SE3_L2			QUP2 SE3 lane 2: UART_TX/HS-UART_TX/SPI-M_SCLK	
BB20	GPIO_94		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE3_L3			QUP2 SE3 lane 3: UART_RX/HS-UART_RX/SPI-M_CS0	
BC19	GPIO_95		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE4_L0			QUP2 SE4 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO/SPI-S_MISO	
		QUP2_SE6_L2			QUP2 SE6 lane 2: UART_TX/SPI-M_SCLK	
BA19	GPIO_96		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE4_L1			QUP2 SE4 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
		QUP2_SE6_L3			QUP2 SE6 lane 3: UART_RX/SPI-M_CS0	
AY18	GPIO_97		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE6_L0			QUP2 SE6 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO	
		QUP2_SE4_L2			QUP2 SE4 lane 2: UART_TX/SPI-M_SCLK/SPI-S_SCLK	
BB18	GPIO_98		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE6_L1			QUP2 SE6 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		QUP2_SE4_L3			QUP2 SE4 lane 3: UART_RX/SPI-M_CS0/SPI-M_CS	
BA17	GPIO_99		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE5_L0			QUP2 SE5 lane 0: UART_CTS/I2C_SDA/SPI-M_MISO/SPI-S_MISO	
		QUP2_SE1_L2			QUP2 SE1 lane 2: UART_TX/SPI-M_SCLK	
BC17	GPIO_100		PX_3	PD:nppukp	Configurable I/O	Y
		QUP2_SE5_L1			QUP2 SE5 lane 1: UART_RFR/I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
		QUP2_SE1_L3			QUP2 SE1 lane 3: UART_RX/SPI-M_CS0	
BA37	GPIO_101		PX_3	PD:nppukp	Configurable I/O	N
		EDP0_HOT_PLUG_DETECT			Embedded DisplayPort 0 hot plug detect	
BB38	GPIO_102		PX_3	PD:nppukp	Configurable I/O	N
		EDP1_HOT_PLUG_DETECT			Embedded DisplayPort 1 hot plug detect	
AY40	GPIO_103		PX_3	PD:nppukp	Configurable I/O	N
		EDP3_HOT_PLUG_DETECT			Embedded DisplayPort 3 hot plug detect	
AY38	GPIO_104		PX_3	PD:nppukp	Configurable I/O	N
		EDP2_HOT_PLUG_DETECT			Embedded DisplayPort 2 hot plug detect	
AP78	GPIO_105		PX_3	PD:nppukp	Configurable I/O	Y
		MI2S_MCLK0			MI2S master clock 0	
		BOOT_CONFIG[2]			Boot configuration bit 2	
AP80	GPIO_106		PX_3	PD:nppukp	Configurable I/O	Y
		MI2S1_SCK_OR_HS3_MI2S_SCK			MI2S 1 clock or high-speed 3 MI2S clock	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		BOOT_CONFIG[3]			Boot configuration bit 3	
AR71	GPIO_107		PX_3	PD:nppukp	Configurable I/O	Y
		MI2S1_WS_OR_HS3_MI2S_WS			MI2S 1 word select or high-speed 3 MI2S word select and synchronization	
		RESERVED			Reserved boot configuration pin. See <i>QCS9100M Technical Reference Manual</i> (80-73416-5) for details.	
AR73	GPIO_108		PX_3	PD:nppukp	Configurable I/O	Y
		MI2S1_DATA0_OR_HS3_MI2S_DATA0			MI2S 1 serial data channel 0 or high speed 3 MI2S serial data channel 0	
AR75	GPIO_109		PX_3	PD:nppukp	Configurable I/O	Y
		MI2S1_DATA1_OR_HS3_MI2S_DATA1			MI2S 1 serial data channel 1 or high speed 3 MI2S serial data channel 1	
AR77	GPIO_110		PX_3	PD:nppukp	Configurable I/O	N
		MI2S2_SCK_OR_HS4_MI2S_SCK			MI2S 2 clock or High-speed 4 MI2S clock	
		BOOT_CONFIG[4]			Boot configuration bit 4	
AR81	GPIO_111		PX_3	PD:nppukp	Configurable I/O	N
		MI2S2_WS_OR_HS4_MI2S_WS			MI2S 2 serial data word select or high-speed 4 MI2S 2 serial data word select and synchronization	
AT70	GPIO_112		PX_3	PD:nppukp	Configurable I/O	N
		MI2S2_DATA0_OR_HS4_MI2S_DATA0			MI2S 2 serial data channel 0 or high speed 4 MI2S serial data channel 0	
AT72	GPIO_113		PX_3	PD:nppukp	Configurable I/O	N
		MI2S2_DATA1_OR_HS4_MI2S_DATA1			MI2S 2 serial data channel 1 or high speed 4 MI2S serial data channel 1	
		AUDIO_REF_CLK			Audio reference clock	
AT76	GPIO_114		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S0_SCK			High-speed 0 MI2S clock	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
AT78	GPIO_115		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S0_WS			High-speed 0 MI2S word select	
AU71	GPIO_116		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S0_DATA0			High-speed 0 MI2S data 0	
AU73	GPIO_117		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S0_DATA1			High-speed 0 MI2S data 1	
		MI2S_MCLK1			MI2S master clock 1	
AU75	GPIO_118		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S1_WS			High-speed 1 MI2S word select	
AU77	GPIO_119		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S1_SCK			High-speed 1 MI2S clock	
AV70	GPIO_120		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S1_DATA0			High-speed 1 MI2S data 0	
AV72	GPIO_121		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S1_DATA1			High-speed 1 MI2S data 1	
AW71	GPIO_122		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S2_SCK			High-speed 2 MI2S clock	
AW73	GPIO_123		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S2_WS			High-speed 2 MI2S word select	
AW75	GPIO_124		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S2_DATA0			High-speed 2 MI2S data 0	
AW77	GPIO_125		PX_3	PD:nppukp	Configurable I/O	N
		HS_I2S2_DATA1			High-speed 2 MI2S data 1	
AJ77	GPIO_126		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_0			See Table 2-5 for details	
AK72	GPIO_127		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_1			See Table 2-5 for details	

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
AK76	GPIO_128		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_2			See Table 2-5 for details	
AK78	GPIO_129		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_3			See Table 2-5 for details	
AK80	GPIO_130		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_4			See Table 2-5 for details	
AL71	GPIO_131		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_5			See Table 2-5 for details	
AL73	GPIO_132		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_6			See Table 2-5 for details	
AL75	GPIO_133		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_7			See Table 2-5 for details	
AL77	GPIO_134		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_8			See Table 2-5 for details	
AL81	GPIO_135		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_9			See Table 2-5 for details	
AM70	GPIO_136		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_10			See Table 2-5 for details	
AM72	GPIO_137		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_11			See Table 2-5 for details	
AM76	GPIO_138		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_15			See Table 2-5 for details	
AM78	GPIO_139		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_16			See Table 2-5 for details	
AM80	GPIO_140		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_14			See Table 2-5 for details	
AN71	GPIO_141		PX_3	PD:nppukp	Configurable I/O	N

Table 2-3 Pin descriptions – GPIO pins (cont.)

Pin no.	Pin name and/or function	Alternate function	Pad characteristics		Functional description	Wakeup function
			Voltage	Type		
		LPASS_12			See Table 2-5 for details	
AN73	GPIO_142		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_13			See Table 2-5 for details	
AN75	GPIO_143		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_17			See Table 2-5 for details	
AN77	GPIO_144		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_18			See Table 2-5 for details	
AN81	GPIO_145		PX_3	PD:nppukp	Configurable I/O	Y
		LPASS_19			See Table 2-5 for details	
AP70	GPIO_146		PX_3	PD:nppukp	Configurable I/O	Y
		LPASS_20			See Table 2-5 for details	
AP72	GPIO_147		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_21			See Table 2-5 for details	
AP76	GPIO_148		PX_3	PD:nppukp	Configurable I/O	N
		LPASS_22			See Table 2-5 for details	

Table 2-4 Pin descriptions – SAIL I/O

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
P4	SAIL_IO_0		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE0_L0			SAILSS QUP0 SE0 lane 0: UART_CTS/ I2C_SDA/SPI-M_MISO/SPI-S_MISO	
P2	SAIL_IO_1		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE0_L1			SAILSS QUP0 SE0 lane 1: UART_RFR/ I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
R3	SAIL_IO_2		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_QUP0_SE1_L0			SAILSS QUP0 SE1 lane 0: UART_CTS/ I2C_SDA/SPI-M_MISO/SPI-S_MISO	

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
R5	SAIL_IO_3		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE1_L1			SAILSS QUP0 SE1 lane 1: UART_RFR/ I2C_SCL/SPI-M_MOSI/SPI-S_MOSI	
T2	SAIL_IO_4		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE1_L2			SAILSS QUP0 SE1 lane 2: UART_TX/SPI- M_SCLK/SPI-S_SCLK	
		SAILSS_QUP0_SE3_L2			SAILSS QUP0 SE3 lane 2: UART_TX/HS UART_TX/SPI-M_SCLK	
T4	SAIL_IO_5		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE1_L3			SAILSS QUP0 SE1 lane 3: UART_RX/SPI- M_CS0/SPI-S_CS	
		SAILSS_QUP0_SE3_L3			SAILSS QUP0 SE3 lane 3: UART_RX/HS- UART_RX/SPI-M_CS0	
U1	SAIL_IO_6		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE2_L2			SAILSS QUP0 SE2 lane 2: UART_TX/HS UART_TX/SPI-M_SCLK	
		SAILSS_QUP0_SE0_L2			SAILSS QUP0 SE0 lane 2: UART_TX/SPI- M_SCLK/SPI-S_SCLK	
		SAILSS_BOOT_CONFIG[13]			SAILSS boot configuration bit 13	
U3	SAIL_IO_7		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_QUP0_SE2_L3			SAILSS QUP0 SE2 lane 3: UART_RX/HS- UART_RX/SPI-M_CS0	
		SAILSS_QUP0_SE0_L3			SAILSS QUP0 SE0 lane 3: UART_RX/SPI- M_CS0/SPI-S_CS	
		SAILSS_BOOT_CONFIG[14]			SAILSS boot configuration bit 14	
U5	SAIL_IO_8		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE3_L0			SAILSS QUP0 SE3 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI- M_MISO	
		SAILSS_QUP0_SE2_L0			SAILSS QUP0 SE2 lane 0: UART_CTS/HS-UART_CTS/I2C_SDA/SPI- M_MISO	

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
V2	SAIL_IO_9		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE3_L1			SAILSS QUP0 SE3 lane 1: UART_RFR/HS-UART_RFR/I2C_SCL/ SPI-M_MOSI	
		SAILSS_QUP0_SE2_L1			SAILSS QUP0 SE2 lane 1: UART_RFR/HS-UART_RFR /I2C_SCL/ SPI-M_MOSI	
V4	SAIL_IO_10		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_QUP0_SE4_L0			SAILSS QUP0 SE4 lane 0: UART_CTS/ I2C_SDA/ SPI-M_MISO	
W3	SAIL_IO_11		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE4_L1			SAILSS QUP0 SE4 lane 1: UART_RFR/ / I2C_SCL/ SPI-M_MOSI	
W5	SAIL_IO_12		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE4_L2			SAILSS QUP0 SE4 lane 2: UART_TX/SPI-M_SCLK	
Y2	SAIL_IO_13		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE4_L3			SAILSS QUP0 SE4 lane 3: UART_RX/SPI-M_CS0	
Y4	SAIL_IO_14		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_QUP0_SE4_L4			SAILSS QUP0 SE4 lane 4: SPI-M_CS1	
		SAILSS_BOOT_CONFIG[6]			SAILSS boot configuration bit 6	
AA5	SAIL_IO_15		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		RESERVED (ES1 only)			Reserved boot configuration pin. See	
		SAILSS_FORCED_USB_BOOT (ES2 and later)			Bootstrap to enter USB0 emergency download mode for SAIL domain. See <i>QCS9100M Technical Reference Manual</i> (80-73416-5) for details.	
AA3	SAIL_IO_16		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_RGMII_VOL_SEL			Voltage selection pin for SAILSS RGMII interface	
AA1	SAIL_IO_17		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
		SAILSS_BOOT_CONFIG[11]			SAILSS boot configuration bit 11	
T6	SAIL_IO_18		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_BOOT_CONFIG[12]			SAILSS boot configuration bit 12	
AV6	SAIL_IO_19		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAIL_ERR1			SAILSS error 1 (default output LOW)	
AU5	SAIL_IO_20		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAIL_ERR2			SAILSS error 1 (default output HIGH)	
BB8	SAIL_IO_21		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_PHY_INTR_N			SAILSS ethernet interrupt 0	
BB6	SAIL_IO_22		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_MDC			SAILSS RGMII 0 management interface clock	
BC7	SAIL_IO_23		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_MDIO			SAILSS RGMII 0 management interface clock	
BA3	SAIL_IO_24		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RXC			SAILSS RGMII 0 receive clock signal	
AY4	SAIL_IO_25		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RX_CTL			SAILSS RGMII 0 receive control	
AY2	SAIL_IO_26		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RXD0			SAILSS RGMII 0 receive data 0	
AW5	SAIL_IO_27		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RXD1			SAILSS RGMII 0 receive data 1	
AW3	SAIL_IO_28		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RXD2			SAILSS RGMII 0 receive data 2	
AW1	SAIL_IO_29		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_RXD3			SAILSS RGMII 0 receive data 3	
BC1	SAIL_IO_30		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
		SAILSS_RGMII0_TXC			SAILSS RGMII 0 transmit clock signal	
BC3	SAIL_IO_31		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_TX_CTL			SAILSS RGMII 0 transmit control	
BC5	SAIL_IO_32		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_TXD0			SAILSS RGMII 0 transmit data 0	
BB4	SAIL_IO_33		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_TXD1			SAILSS RGMII 0 transmit data 1	
BA5	SAIL_IO_34		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_TXD2			SAILSS RGMII 0 transmit data 2	
BB2	SAIL_IO_35		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_RGMII0_TXD3			SAILSS RGMII 0 transmit data 3	
BA7	SAIL_IO_36		SAIL_PX_8	PD:nppukp	SAIL domain configurable I/O	N
AB2	SAIL_IO_37 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN0_TX			SAILSS CAN 0 transmit	
		SAILSS_BOOT_CONFIG[0]			SAILSS boot configuration bit 0	
AB4	SAIL_IO_38		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_CAN0_RX			SAILSS CAN 0 receive	
		SAILSS_CC_GP2_CLK_MIRA			SAILSS Global general-purpose clock 2 A	
AD4	SAIL_IO_39 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN1_TX			SAILSS CAN 1 transmit	
		SAILSS_BOOT_CONFIG[1]			SAILSS boot configuration bit 1	
AC3	SAIL_IO_40		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_CAN1_RX			SAILSS CAN 1 receive	
		SAILSS_CC_GP2_CLK_MIRB			SAILSS global general-purpose clock 2 B	
AD2	SAIL_IO_41 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN2_TX			SAILSS CAN 2 transmit	
AE5	SAIL_IO_42		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
		SAILSS_CAN2_RX			SAILSS CAN 2 receive	
		SAILSS_CC_GP3_CLK_MIRA			SAILSS global general-purpose clock 3 A	
AE3	SAIL_IO_43 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN3_TX			SAILSS CAN 3 transmit	
		SAILSS_BOOT_CONFIG[2]			SAILSS boot configuration bit 2	
AE1	SAIL_IO_44		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_CAN3_RX			SAILSS CAN 3 receive	
		SAILSS_CC_GP3_CLK_MIRB			SAILSS global general-purpose clock 3 B	
AF4	SAIL_IO_45 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN4_TX			SAILSS CAN 4 transmit	
		SAILSS_BOOT_CONFIG[3]			SAILSS boot configuration bit 3	
AF2	SAIL_IO_46		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_CAN4_RX			SAILSS CAN 4 receive	
		SAILSS_CC_GP4_CLK_MIRA			SAILSS global general-purpose clock 4 A	
AG5	SAIL_IO_47 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN5_TX			SAILSS CAN 5 transmit	
AG3	SAIL_IO_48		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_CAN5_RX			SAILSS CAN 5 receive	
		SAILSS_EMAC0_PTP_PPS_O_1_MIR A			SAILSS EMAC0 configurable PPS output 1 A	
		SAILSS_EMAC0_PTP_AUX_TS_I_0_MIRA			SAILSS EMAC0 trigger 0 A for Auxiliary snapshot	
		SAILSS_CC_GP4_CLK_MIRB			SAILSS global general-purpose clock 4 B	
AH4	SAIL_IO_49 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN6_TX			SAILSS CAN 6 transmit	
		SAILSS_EMAC0_PTP_PPS_O_0_MIR A			SAILSS EMAC0 configurable PPS output 0 A	
AH2	SAIL_IO_50		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
		SAILSS_CAN6_RX			SAILSS CAN 6 receive	
		SAILSS_EMAC0_PTP_PPS_O_0_MIRB			SAILSS EMAC0 configurable PPS output 0 B	
		SAILSS_CC_GP5_CLK_MIRA			SAILSS global general-purpose clock 5 A	
AJ5	SAIL_IO_51 ^a		SAIL_PX_3	PU:nppdkp	SAIL domain configurable I/O	N
		SAILSS_CAN7_TX			SAILSS CAN 7 transmit	
		SAILSS_EMAC0_PTP_PPS_O_1_MIRB			SAILSS EMAC0 configurable PPS output 1 B	
		SAILSS_FORCED_USB_BOOT (ES1 only)			Boot strap to enter USB0 emergency download mode for SAIL domain. See for details.	
AJ3	SAIL_IO_52		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_CAN7_RX			SAILSS CAN 7 receive	
		SAILSS_CC_GP5_CLK_MIRB			SAILSS Global general-purpose clock 5 B	
AV4	SAIL_IO_53		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
AJ1	SAIL_IO_54		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
AK4	SAIL_IO_55		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_PTP_PPS_O_2			SAILSS EMAC0 configurable PPS output 2	
AK2	SAIL_IO_56		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_PTP_AUX_TS_I_0_MIRB			SAILSS EMAC0 trigger 0 B for auxiliary snapshot	
		SAILSS_EMAC0_PTP_PPS_O_3			SAILSS EMAC0 configurable PPS output 3	
AT6	SAIL_IO_57		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_MCG_PST_TRIG_LW[0]			SAILSS EMAC0 trigger input 0 for Media clock generation	
AT4	SAIL_IO_58		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_MCG_PST_TRIG_LW[1]			SAILSS EMAC0 trigger input 1 for media clock generation	
AU3	SAIL_IO_59		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
		SAILSS_EMAC0_MCG_PST_TRIG_LW[2]			SAILSS EMAC0 trigger input 2 for media clock generation	
		SAILSS_CC_GP1_CLK_MIRA			SAILSS global general-purpose clock 1 A	
AV2	SAIL_IO_60		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_EMAC0_MCG_PST_TRIG_LW[3]			SAILSS EMAC0 trigger input 3 for media clock generation	
		SAILSS_CC_GP1_CLK_MIRB			SAILSS global general-purpose clock 1 B	
AU1	SAIL_IO_61		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
AY8	SAIL_IO_62		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
AW9	SAIL_IO_63		SAIL_PX_3	PD:nppukp	Configurable I/O	N
		PSAIL_ERR_N			PMIC SAIL domain error signal active low (internally pulled up to 1.8 V). Indicates PMIC error and resulting PMIC shutdown. Connect to VIP for monitoring purpose.	
AV10	SAIL_IO_64		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
AW7	SAIL_IO_65		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	Y
		SAILSS_PWR_READY			SAILSS power ready	
AV8	SAIL_IO_66		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_SLP_EN			SAILSS sleep enable	
J7	SAIL_IO_67		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_CS_N_0			SAILSS OSPI0/QSPI0 chip select 0	
K6	SAIL_IO_68		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DQS			SAILSS OSPI0/QSPI0 differential data strobe	
K8	SAIL_IO_69		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
K10	SAIL_IO_70		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_CLK			SAILSS OSPI0/QSPI0 clock	
L7	SAIL_IO_71		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[0]			SAILSS OSPI0/QSPI0 data 0	

Table 2-4 Pin descriptions – SAIL I/O (cont.)

Pin no.	SAIL IO	Alternate functions	Pad voltage	Pad type	Functional description	Wakeup function
L9	SAIL_IO_72		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[1]			SAILSS OSPI0/QSPI0 data 1	
M6	SAIL_IO_73		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[2]			SAILSS OSPI0/QSPI0 data 2	
M8	SAIL_IO_74		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[3]			SAILSS OSPI0/QSPI0 data 3	
M10	SAIL_IO_75		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[4]			SAILSS OSPI0 data 4	
N7	SAIL_IO_76		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[5]			SAILSS OSPI0 data 5	
N9	SAIL_IO_77		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[6]			SAILSS OSPI0 data 6	
P10	SAIL_IO_78		SAIL_PX_3	PD:nppukp	SAIL domain configurable I/O	N
		SAILSS_OSPI0_DATA[7]			SAILSS OSPI0 data 7	

^a On ES1 samples, the default pull state of SAIL_IO_37, SAIL_IO_39, SAIL_IO_41, SAIL_IO_43, SAIL_IO_45, SAIL_IO_47, SAIL_IO_49 and SAIL_IO_51 is pulled down.

Table 2-5 Pin descriptions – MD_LPASS

LPASS I/O	Alternate function	Functional description
LPASS_0		(GPIO_126)
	LPI_QUA_MI2S_SCK	LPI quad I ² S clock
LPASS_1		(GPIO_127)
	LPI_QUA_MI2S_WS	LPI quad I ² S word select
LPASS_2		(GPIO_128)
	LPI_QUA_MI2S_DATA0	LPI quad I ² S serial channel 0
LPASS_3		(GPIO_129)
	LPI_QUA_MI2S_DATA1	LPI quad I ² S serial channel 1
LPASS_4		(GPIO_130)
	LPI_QUA_MI2S_DATA2	LPI quad I ² S serial channel 2
LPASS_5		(GPIO_131)
	LPI_QUA_MI2S_DATA3	LPI quad I ² S serial channel 3
	EXT_MCLK1_C	MI2S external MCLK1 C
LPASS_6		(GPIO_132)
	LPI_I2S1_CLK	LPI I2S 1 clock
LPASS_7		(GPIO_133)
	LPI_I2S1_WS	LPI I2S 1 word select
LPASS_8		(GPIO_134)
	LPI_I2S1_DATA0	LPI I2S 1 serial channel 0
LPASS_9		(GPIO_135)
	LPI_I2S1_DATA1	LPI I2S 1 serial channel 1
	EXT_MCLK1_B	MI2S external MCLK1 B
LPASS_10		(GPIO_136)
	LPI_I2S2_CLK	LPI I2S 2 clock
LPASS_11		(GPIO_137)
	LPI_I2S2_WS	LPI I2S 2 word select
LPASS_12		(GPIO_141)
	LPI_I2S4_CLK	LPI I2S 4 clock
LPASS_13		(GPIO_142)
	LPI_I2S4_WS	LPI I2S 4 word select
	EXT_MCLK1_A	MI2S external MCLK1 A
LPASS_14		(GPIO_140)
	EXT_MCLK1_D	MI2S external MCLK1 D
LPASS_15		(GPIO_138)
	LPI_I2S2_DATA0	LPI I2S 2 serial channel 0
LPASS_16		(GPIO_139)
	LPI_I2S2_DATA1	LPI I2S 2 serial channel 1
LPASS_17		(GPIO_143)
	LPI_I2S4_DATA0	LPI I2S 4 serial channel 0

Table 2-5 Pin descriptions – MD_LPASS (cont.)

LPASS I/O	Alternate function	Functional description
LPASS_18		(GPIO_144)
	LPI_I2S4_DATA1	LPI I2S 4 serial channel 1
LPASS_19		(GPIO_145)
	LPI_I2S3_CLK	LPI I2S 3 clock
LPASS_20		(GPIO_146)
	LPI_I2S3_WS	LPI I2S 3 word select
LPASS_21		(GPIO_147)
	LPI_I2S3_DATA0	LPI I2S 3 serial channel 0
LPASS_22		(GPIO_148)
	LPI_I2S3_DATA1	LPI I2S 3 serial channel 1
	EXT_MCLK1_E	MI2S external MCLK1 E

Table 2-6 Pin descriptions – power-supply pins

Pin no.	Pin name	Functional description
AA53, AA57, N49, N51, N55, N57, P58, R49, R57, R59, T48, U49, U57, U59, V48, W57, W59, Y58	VDD_APC0	Power for the cluster 0 of Kryo Gold Prime processors
AA37, AA41, AA43, M38, M42, M46, N37, N47, P38, P46, R37, R47, T38, V38, V44, W37, W45, Y38	VDD_APC1	Power for the cluster 1 of Kryo Gold Prime processors
U47	VDD_A_APC_CS_1P2	Power for application processor current sensor 1.2 V analog circuits
AV50	VDD_A_CSI_0_1P2	Power for MIPI CSI0 1.2 V analog circuits
AT50	VDD_A_CSI_0_1_0P9	Power for MIPI CSI0/CSI1 0.9 V analog circuits
AV52	VDD_A_CSI_1_1P2	Power for MIPI CSI1 1.2 V analog circuits
AV54	VDD_A_CSI_2_1P2	Power for MIPI CSI2 1.2 V analog circuits
AT54	VDD_A_CSI_2_0P9	Power for MIPI CSI2 0.9 V analog circuits
AV56	VDD_A_CSI_3_1P2	Power for MIPI CSI3 1.2 V analog circuits
AU45	VDD_A_DSI_0_0P9	Power for MIPI DSI0 0.9 V analog circuits
AV46, AV48	VDD_A_DSI_0_1P2	Power for MIPI DSI0 1.2 V analog circuits
AT46	VDD_A_DSI_0_PLL_0P9	Power for MIPI DSI0 PLL 0.9 V
AU49	VDD_A_DSI_1_0P9	Power for MIPI DSI1 0.9 V analog circuits
AT48	VDD_A_DSI_1_PLL_0P9	Power for MIPI DSI1 PLL 0.9 V
M26, M28, M32, M34	VDD_A_EBI_01_0P9	Power for EBI0/EBI1 PHY 0.9 V circuits
M52, M54, M58, M60, R63, U63, V60, W63	VDD_A_EBI_23_0P9	Power for EBI2/EBI3 PHY 0.9 V circuits
K24, K34, K50, K58, N65, V66	VDD_A_EBI_PLL	Power for EBI PHY PLL circuits
AJ59	VDD_A_EDP_0_0P9	Power for EDP 0 0.9 V circuits
AH64	VDD_A_EDP_0_1P2	Power for EDP 0 1.2 V circuits
AK60	VDD_A_EDP_1_0P9	Power for EDP 1 0.9 V circuits
AK64	VDD_A_EDP_1_1P2	Power for EDP 1 1.2 V circuits

Table 2-6 Pin descriptions – power-supply pins (cont.)

Pin no.	Pin name	Functional description
AK62	VDD_A_EDP_2_0P9	Power for EDP 2 0.9 V circuits
AL63	VDD_A_EDP_2_1P2	Power for EDP 2 1.2 V circuits
AM62	VDD_A_EDP_3_0P9	Power for EDP 3 0.9 V circuits
AL61	VDD_A_EDP_3_1P2	Power for EDP 3 1.2 V circuits
AK58	VDD_A_NSP0_CS_1P2	Power for HTP0 current sensor 1.2 V circuits
V32	VDD_A_NSP1_CS_1P2	Power for HTP1 current sensor 1.2V circuits
T18, T20, U21	VDD_A_PCIE_0_0P9	Power for PCIe 0 0.9 V circuits
V20, V22, W21, W23	VDD_A_PCIE_1_0P9	Power for PCIe 1 0.9V circuits
T16	VDD_A_PCIE_0_PLL_1P2	Power for PCIe 0 PLL 1.2 V circuits
U13	VDD_A_PCIE_1_PLL_1P2	Power for PCIe 1 PLL 1.2 V circuits
AC65	VDD_A_REFGEN_0P875	Power for high-speed interface reference generation circuits – 0.875 V
AD66	VDD_A_REFGEN_1P2	Power for high-speed interface reference generation circuits – 1.2 V
Y22	VDD_A_SGMII_0_0P9	Power for serial gigabit media-independent interface 0 0.9 V
AA19	VDD_A_SGMII_0_1P2	Power for serial gigabit media-independent interface 0 1.2 V
AA21	VDD_A_SGMII_1_0P9	Power for serial gigabit media-independent interface 1 0.9 V
AB20	VDD_A_SGMII_1_1P2	Power for serial gigabit media-independent interface 1 1.2 V
AH60	VDD_A_UFS_0_0P9	Power for the UFS0 0.9 V analog circuits
AG63	VDD_A_UFS_0_1P2	Power for the UFS0 1.2 V analog circuits
K36	VDD_A_USBHS_0_0P9	Power for USB high-speed 0 0.9 V circuits
J37	VDD_A_USBHS_0_1P8	Power for USB high-speed 0 1.8 V circuits
J39	VDD_A_USBHS_0_3P1	Power for USB high-speed 0 3.1 V circuits
L45	VDD_A_USBHS_2_0P9	Power for USB high-speed 2 0.9 V circuits
K46	VDD_A_USBHS_2_1P8	Power for USB high-speed 2 1.8 V circuits
K48	VDD_A_USBHS_2_3P1	Power for USB high-speed 2 3.1 V circuits
L39	VDD_A_USBSS_0_0P9	Power for USB super-speed 0 0.9 V circuits
K38	VDD_A_USBSS_0_1P2	Power for USB super-speed 0 1.2 V circuits
AA35, AB38, AB40, AB44, AB46, AC35, AD50, AD52, AE49, AG49, AJ49, AK50, T36, U35, V34, W35, Y36, Y46	VDD_CX	Power for digital core circuits
AC55, AC59, AC63, AD54, AD56, AD58, AD60, AD64	VDD_CX_LPI	Power for Low-power island digital core circuits
AA61, L23, L25, L27, L31, L33, L35, L49, L51, L53, L57, L59, L61, N61, P62, T62, V62, Y62	VDD_D_EBI	Power for EBI digital circuits

Table 2-6 Pin descriptions – power-supply pins (cont.)

Pin no.	Pin name	Functional description
AH24, AH26, AH30, AJ23, AJ25, AJ33, AK34, AL23, AL25, AM36, AN23, AN25, AN35, AP36, AR23, AR25, AR27, AR29, AR31, AR33, AR35, AT26, AT30, AT34, AU29, AU31, AU35, AV24, AV28, AV34	VDD_GFX	Power for graphics
M22, M24, M30, M36	VDD_IO_EBI_01	Power for EBI0/EBI1 I/O circuits
AA63, M48, M50, M56, N59, R61, U61, W61	VDD_IO_EBI_23_45	Power for EBI2/EBI3/EBI4/EBI5 I/O circuits
AE35, AF36, AG35, AG37, AH34, AH46, AJ41, AJ45, AK40, AK44, AL45, AM38, AN45, AP38, AR39, AR41, AR45, AR47, AT38, AT42, AU39, AU43, AV38, AV42	VDD_MM	Power for multimedia subsystem circuits
AA51, AB48, AB50, AC47, AC51, AD46, AK46, AL47, AM46, W47, Y48	VDD_MX_A	Power for always-ON memory circuits
AA33, AB34, AC33, AD34, AE33, AF48, AG47, AH38, AH48, AJ37, AK36, AL37	VDD_MX_C	Power for collapsible memory circuits
AB54, AB56, AB58, AB60, AB64	VDD_MX_LPI	Power for Low-power island memory circuit
AE53, AE55, AE57, AF58, AG57, AJ51, AJ53, AJ57, AK54, AK56, AM48, AM58, AM60, AP48, AP58, AP60, AR49, AR51, AR55, AR57, AR61	VDD_NSP0	Power for Hexagon Tensor Processor 0
AA25, AB24, AC25, AC29, N21, N25, N27, N31, N33, P22, P24, P34, T22, T24, T34, V24, V28, V30, W25, W29, W31	VDD_NSP1	Power for Hexagon Tensor Processor 1
AB68	VDD_PX0	Power for pad group 0
K30, K54, T66, Y66	VDD_PX1	Power for pad group 1
AG67	VDD_PX10	Power for pad group 10
AE63, J35	VDD_PX11	Power for pad group 11
AB66, AU21, AV32, AV58, AW45, J33	VDD_PX3	Power for pad group 3
AB16	VDD_PX7	Power for pad group 7
AF66	VDD_PX9	Power for pad group 9
AV60, AA67	VDD_QFPROM	Power for programming the QFPROM
AC21	VDD_QFPROM_SAIL	Power for programming the QFPROM SAIL
AE31, AF24, AF28, AF32, AG23, AG27, AG31, AH32	VDD_SAIL_CX	Power for SAIL digital core circuits
AD26, AD30, AE23, AE27, AE29	VDD_SAIL_MX	Power for SAIL On-chip memory circuits
AT20	VDD_SAIL_PX0	Power for SAIL pad group 0
AR19	VDD_SAIL_PX11	Power for SAIL pad group 11
AF18, AK20, AP20	VDD_SAIL_PX3	Power for SAIL pad group 3
AH20	VDD_SAIL_PX8	Power for SAIL pad group 8
AD20	VBIAS_SAIL_RGMII	Power for SAIL_RGMII reference circuits; 0.85 V

Table 2-7 Pin descriptions – ground pins

Pin no.	Pin name	Functional description
A9, A29, A47, A67, A75, A77, AA13, AA15, AA17, AA23, AA39, AA45, AA47, AA49, AA55, AA59, AA65, AA75, AA79, AB8, AB12, AB14, AB18, AB22, AB36, AB42, AB52, AB62, AB70, AB72, AB76, AB78, AC1, AC5, AC11, AC13, AC15, AC17, AC19, AC23, AC27, AC31, AC49, AC53, AC57, AC61, AC67, AC69, AC71, AC75, AC79, AD8, AD12, AD14, AD16, AD18, AD22, AD24, AD28, AD32, AD36, AD48, AD62, AD68, AD70, AD74, AD78, AE11, AE13, AE15, AE17, AE19, AE25, AE47, AE51, AE59, AE61, AE65, AE67, AE69, AE71, AE75, AE79, AF8, AF10, AF12, AF14, AF16, AF22, AF26, AF30, AF34, AF46, AF62, AF64, AF68, AF72, AF76, AF78, AG1, AG7, AG11, AG13, AG15, AG17, AG19, AG25, AG29, AG33, AG59, AG65, AG69, AG73, AG79, AH6, AH12, AH14, AH16, AH18, AH28, AH36, AJ55, AH58, AH62, AH66, AH68, AH70, AH76, AJ11, AJ13, AJ15, AJ17, AJ19, AJ21, AJ35, AJ39, AJ43, AJ47, AJ61, AJ63, AJ65, AJ67, AJ69, AJ75, AJ79, AK8, AK12, AK14, AK16, AK18, AK22, AK24, AK38, AK42, AK48, AK52, AK66, AK68, AK70, AK74, AL1, AL5, AL11, AL13, AL15, AL17, AL19, AL21, AL35, AL39, AL59, AL65, AL67, AL69, AL79, AM12, AM14, AM16, AM18, AM20, AM22, AM24, AM64, AM66, AM68, AM74, AN1, AN5, AN11, AN13, AN15, AN17, AN19, AN21, AN37, AN39, AN47, AN59, AN61, AN63, AN65, AN67, AN69, AN79, AP4, AP6, AP12, AP14, AP16, AP18, AP22, AP24, AP46, AP62, AP64, AP66, AP68, AP74, AR5, AR11, AR13, AR15, AR17, AR37, AR43, AR53, AR59, AR65, AR67, AR69, AR79, AT10, AT12, AT14, AT16, AT18, AT24, AT28, AT32, AT36, AT40, AT44, AT52, AT56, AT58, AT60, AT64, AT66, AT68, AT74, AU7, AU9, AU11, AU13, AU17, AU19, AU27, AU33, AU37, AU41, AU47, AU51, AU53, AU55, AU57, AU59, AU61, AU63, AU65, AU67, AU69, AV14, AV16, AV18, AV20, AV22, AV26, AV30, AV36, AV40, AV44, AV62, AV64, AV66, AV68, AV74, AV78, AW13, AW15, AW17, AW19, AW21, AW23, AW25, AW27, AW29, AW31, AW33, AW35, AW37, AW39, AW41, AW43, AW47, AW49, AW51, AW53, AW55, AW57, AW59, AW61, AW63, AW65, AW67, AW69, AY6, AY42, AY44, AY46, AY48, AY50, AY52, AY54, AY56, AY58, AY60, AY66, AY68, AY70, AY72, AY76, AY78, B6, B12, B14, B18, B22, B24, B26, B32, B34, B36, B38, B40, B42, B44, B50, B52, B54, B58, B62, B64, B70, B72, B76, BA1, BA41, BA43, BA49, BA51, BA53, BA55, BA65, BA67, BA69, BA71, BA77, BB24, BB50, BB52, BB66, BB68, BC31, BC35, BC45, BC59, BC61, BC63, BC77, BD6, BD14, BD22, BD28, BD42, BD44, BD46, BD48, BD54, BD60, BD62, BD64, BE39, BE45, BE47, BE49, BE55, BE57, BE59, BE65, BE67, BE69, BF36, BF46, BF56, BF74, BG5, BG11, BG17, BG23, BG31, BG41, BG51, BG61, BG75, C3, C9, C17, C27, C29, C47, C49, C67, C75, C79, D6, D8, D12, D22, D24, D32, D34, D36, D38, D40, D42, D44, D52, D54, D62, D64, D68, D70, D72, D76, D78, E3, E11, E17, E27, E29, E47, E49, E59, E65, E75, E79, F4, F6, F8, F14, F22, F26, F32, F34, F36, F38, F40, F42, F44, F50, F54, F62, F68, F70, F74, F78, G3, G11, G17, G23, G29, G35, G47, G53, G59, G65, G71, G75, G79, H2, H4, H6, H8, H10, H14, H16, H18, H20, H22, H24, H26, H30, H32, H38, H40, H42, H44, H46, H50, H54, H56, H58, H60, H62, H66, H68, H70, H74, H76, J9, J11, J13, J15, J17, J19, J21, J23, J25, J27, J29, J31, J47, J55, J57, J59, J61, J63, J65, J67, J69, J73, J79, K12, K16, K18, K20, K22, K26, K28, K32, K52, K56, K60, K62, K64, K68, K70, K76, L11, L13, L15, L17, L19, L21, L29, L37, L41, L47, L55, L63, L65, L67, L73, L79, L81, M12, M14, M16, M18, M20, M40, M44, M62, M64, M66, M68, M70, M74, M76, N11, N13, N15, N17, N21, N23, N29, N35, N53, N63, N67, N69, N73, N79, P6, P12, P14, P16, P20, P36, P48, P60, P64, P66, P68, P70, P76, P78, R1, R11, R13, R15, R17, R19, R21, R23, R35, R65, R67, R69, R73, R75, R79, T12, T14, T46, T58, T60, T64, T68, T72, T76, U7, U11, U23, U37, U65, U67, U69, U75, U79, V6, V10, V12, V14, V26, V36, V46, V58, V64, V68, V70, V72, V78, W1, W11, W13, W27, W33, W49, W65, W67, W69, W75, W81, Y6, Y8, Y12, Y14, Y20, Y24, Y34, Y44, Y60, Y64, Y68, Y70, Y72, Y78,	GND	Ground

Table 2-8 Pin descriptions – DNC and NC pins

Pin no.	Pin name	Functional description
AR21, BB40, BA39, B78, C77, J53, J45, AE21, AG21, AH22, AU23, AT62, P18, H28, H64, AA69, BA29, AA9, H34, H52, J49, AJ81, BB28, AY10, J51, K44, AU25, AR63, N19, AF20, AT22, AL7, AM6, AM8, AM10, AN7, AN9, AP8, AP10, AR7, AR9, AT8	DNC	Do not connect; connected internally, do not connect externally.
A1, A3, A79, A81, B2, B80, BE1, BE81, BF2, BF80, BG1, BG3, BG79, BG81, C1, C81	NC	No connect; not connected internally

3 Electrical specifications

3.1 Absolute maximum ratings

The absolute maximum ratings shown in the following table reflect the stress levels that, if exceeded, may cause permanent damage to the device. No functionality is guaranteed outside the operating specifications. Functionality and reliability are only guaranteed within the operating conditions described in Operating conditions.

Table 3-1 Absolute maximum ratings

Power supply	Description	Min	Max	Unit
VDD_APC0	Power for the cluster 0 of Kryo Gold Prime processors	-0.3	1.133	V
VDD_APC1	Power for the cluster 1 of Kryo Gold Prime processors	-0.3	1.133	V
VDD_A_APC_CS_1P2	Power for application processor current sensor 1.2 V analog circuits	-0.3	1.430	V
VDD_A_NSP0_CS_1P2	Power for HTP0 current sensor 1.2 V circuits			
VDD_A_NSP1_CS_1P2	Power for HTP1 current sensor 1.2 V circuits			
VDD_PX11	Power for pad group 11			
VDD_SAIL_PX11	Power for SAIL pad group 11			
VDD_CX	Power for digital core circuits	-0.3	1.133	V
VDD_D_EBI	Power for EBI digital circuits			
VDD_SAIL_CX	Power for SAIL digital core circuits			
VDD_CX_LPI	Power for Low-power island digital core circuits	-0.3	1.133	V
VDD_GFX	Power for graphics	-0.3	1.133	V
VDD_MM	Power for multimedia subsystem circuits	-0.3	1.133	V
VDD_MX_A	Power for always-ON memory circuits	-0.3	1.133	V
VDD_SAIL_MX	Power for SAIL On-chip memory circuits			
VDD_MX_C	Power for collapsible memory circuits	-0.3	1.133	V
VDD_MX_LPI	Power for Low-power island memory circuit	-0.3	1.133	V
VDD_NSP0	Power for Hexagon Tensor Processor 0	-0.3	1.300	V
VDD_NSP1	Power for Hexagon Tensor Processor 1	-0.3	1.300	V
VDD_PX0	Power for pad group 0	-0.3	2.090	V
VDD_SAIL_PX0	Power for SAIL pad group 0			
VDD_PX1	Power for pad group 1	-0.3	1.232	V
VDD_PX10	Power for pad group 10	-0.3	1.375	V
VDD_PX3	Power for pad group 3	-0.3	2.090	V
VDD_PX7	Power for pad group 7			
VDD_QFPROM	Power for programming the QFPROM			
VDD_SAIL_PX3	Power for SAIL pad group 3			
VDD_QFPROM_SAIL	Power for programming the QFPROM SAIL			
VDD_PX9	Power for pad group 9	-0.3	1.375	V
VDD_SAIL_PX8	Power for SAIL pad group 8	-0.3	2.915	V

Table 3-1 Absolute maximum ratings (cont.)

Power supply	Description	Min	Max	Unit			
VBIAS_SAIL_RGMII	Power for SAIL_RGMII reference circuits; 0.85 V	-0.3	0.990	V			
VDD_A_CSI_0_1_0P9	Power for MIPI CSI0/CSI1 0.9 V analog circuits	-0.3	1.012	V			
VDD_A_CSI_2_3_0P9	Power for MIPI CSI2/CSI3 0.9 V analog circuits						
VDD_A_DSI_0_0P9	Power for MIPI DSI0 0.9 V analog circuits						
VDD_A_DSI_0_PLL_0P9	Power for MIPI DSI0 PLL 0.9 V						
VDD_A_DSI_1_0P9	Power for MIPI DSI1 0.9 V analog circuits						
VDD_A_DSI_1_PLL_0P9	Power for MIPI DSI1 PLL 0.9 V						
VDD_A_EDP_0_0P9	Power for EDP 0 0.9 V circuits						
VDD_A_EDP_1_0P9	Power for EDP 1 0.9 V circuits						
VDD_A_EDP_2_0P9	Power for EDP 2 0.9 V circuits						
VDD_A_EDP_3_0P9	Power for EDP 3 0.9 V circuits						
VDD_A_REFGEN_0P875	Power for high-speed interface reference generation circuits – 0.875 V						
VDD_A_SGMII_0_0P9	Power for serial gigabit media-independent interface 0 - 0.9 V						
VDD_A_SGMII_1_0P9	Power for serial gigabit media-independent interface 1 - 0.9 V						
VDD_A_UFS_0_0P9	Power for the UFS0 0.9 V analog circuits						
VDD_A_UFS_1_0P9	Power for the UFS1 0.9 V analog circuits						
VDD_A_CSI_0_1P2	Power for MIPI CSI0 1.2 V analog circuits	-0.3	1.375	V			
VDD_A_CSI_1_1P2	Power for MIPI CSI1 1.2 V analog circuits						
VDD_A_CSI_2_1P2	Power for MIPI CSI2 1.2 V analog circuits						
VDD_A_CSI_3_1P2	Power for MIPI CSI3 1.2 V analog circuits						
VDD_A_DSI_0_1_1P2	Power for MIPI DSI0/DSI1 1.2 V analog circuits						
VDD_A_EDP_0_1P2	Power for EDP 0 1.2 V circuits						
VDD_A_EDP_1_1P2	Power for EDP 1 1.2 V circuits						
VDD_A_EDP_2_1P2	Power for EDP 2 1.2 V circuits						
VDD_A_EDP_3_1P2	Power for EDP 3 1.2 V circuits						
VDD_A_PCIE_0_PLL_1P2	Power for PCIe 0 PLL 1.2 V circuits						
VDD_A_PCIE_1_PLL_1P2	Power for PCIe 1 PLL 1.2 V circuits						
VDD_A_REFGEN_1P2	Power for high-speed interface reference generation circuits – 1.2 V						
VDD_A_SGMII_0_1P2	Power for serial gigabit media-independent interface 0 - 1.2 V						
VDD_A_SGMII_1_1P2	Power for serial gigabit media-independent interface 1 - 1.2 V						
VDD_A_UFS_0_1P2	Power for the UFS0 1.2 V analog circuits						
VDD_A_UFS_1_1P2	Power for the UFS1 1.2 V analog circuits						
VDD_A_USBSS_0_1P2	Power for USB super-speed 0 1.2 V circuits						
VDD_A_USBSS_1_1P2	Power for USB super-speed 1 1.2 V circuits						
VDD_A_USBHS_0_0P9	Power for USB high-speed 0 0.9 V circuits				-0.3	1.012	V
VDD_A_USBHS_1_0P9	Power for USB high-speed 1 0.9 V circuits						
VDD_A_USBHS_2_0P9	Power for USB high-speed 2 0.9 V circuits						
VDD_A_USBSS_0_0P9	Power for USB super-speed 0 0.9 V circuits						
VDD_A_USBSS_1_0P9	Power for USB super-speed 1 0.9 V circuits						
VDD_A_USBHS_0_3P1	Power for USB high-speed 0 3.1 V circuits	-0.3	3.520	V			

Table 3-1 Absolute maximum ratings (cont.)

Power supply	Description	Min	Max	Unit
VDD_A_USBHS_1_3P1	Power for USB high-speed 1 3.1 V circuits			
VDD_A_USBHS_2_3P1	Power for USB high-speed 2 3.1 V circuits			
VDD_A_USBHS_0_1P8	Power for USB high-speed 0 1.8 V circuits	-0.3	2.145	V
VDD_A_USBHS_1_1P8	Power for USB high-speed 1 1.8 V circuits			
VDD_A_USBHS_2_1P8	Power for USB high-speed 2 1.8 V circuits			
VDD_A_PCIE_0_0P9	Power for PCIe 0.9 V circuits	-0.3	1.012	V
VDD_A_PCIE_1_0P9				
VDD_A_EBI_01_0P9	Power for EBI0/EBI1 circuits	-0.3	1.133	V
VDD_A_EBI_PLL	Power for EBI PHY PLL circuits			
VDD_A_EBI_23_45_0P9	Power for EBI2/EBI3/EBI4/EBI5 PHY 0.9 V circuits			
VDD_IO_EBI_01	Power for EBI0/EBI1 I/O circuits	-0.3	0.627	V
VDD_IO_EBI_23_45	Power for EBI2/EBI3/EBI4/EBI5 I/O circuits			
T _s	Storage temperature ^{a b}	-55	150	°C

^a The storage temperature range applies when the device is in the OFF state (the device is not assembled in any platform and is not electrically connected to any voltage or I/O signals). Damage may occur when the device is subjected to this temperature for any length of time.

^b For devices shipped in tape and reel, the storage temperature range is [+15°C~35°C] and <-90% relative humidity (RH). QTI recommends allowing the device to return to ambient room temperature before usage.

3.2 Operating conditions

The QCS9100 meets all performance specifications, when used within the operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

Table 3-2 Operating conditions for voltage rails with AVS Type - 1

Parameter	Min	Max	Unit
Power supply voltages			
VDD_APC0			
Power for the cluster 0 of Kryo Gold Prime processors			
Active	0.576	1.030	V
VDD_APC1			
Power for the cluster 1 of Kryo Gold Prime processors			
Active	0.576	1.030	V
VDD_CX			
Power for digital core circuits			
VDD_D_EBI			
Power for EBI digital circuits			
VDD_SAIL_CX			
Power for SAIL digital core circuits			
Active	0.560	1.030	V
Retention ^a	0.352	0.480	V
VDD_CX_LPI			
Power for Low-power island digital core circuits			
Active	0.560	1.030	V
Retention ^a	0.352	0.480	V
VDD_GFX			
Power for graphics			
Active	0.560	1.030	V
VDD_MM			
Power for multimedia subsystem circuits			

Table 3-2 Operating conditions for voltage rails with AVS Type - 1 (cont.)

Parameter		Min	Max	Unit
	Active	0.560	1.030	V
VDD_MX_A	Power for always-ON memory circuits			
VDD_SAIL_MX	Power for SAIL On-chip memory circuits			
	Active	0.716	1.030	V
	Retention ^a	0.504	0.680	V
VDD_MX_C	Power for collapsible memory circuits			
	Active	0.716	1.030	V
VDD_MX_LPI	Power for Low-power island memory circuit			
	Active	0.695	1.030	V
	Retention ^a	0.504	0.680	V
VDD_NSP0	Power for Hexagon Tensor Processor 0			
	Active	0.560	1.030	V
VDD_NSP1	Power for Hexagon Tensor Processor 1			
	Active	0.560	1.030	V
VDD_A_EBI_0P9	Power for EBI PHY 0.9 V circuits			
VDD_A_EBI_PLL	Power for EBI PHY PLL circuits			
VDD_A_EBI_23_45_0P9	Power for EBI2/EBI3/EBI4/EBI5 I/O circuits			
	Active	0.835	1.030	V
	Retention ^a	0.352	0.480	V

^a The Retention voltage is the PMIC output setting and it is static. There is no scaling.

Table 3-3 Operating conditions for non AVS voltage rails

Parameter ^a		Min	Typ ^b	Max	Unit
Power supply voltages					
VDD_A_APC_CS_1P2	Power for application processor current sensor 1.2 V analog circuits	1.100	1.200	1.300	V
VDD_A_NSP0_CS_1P2	Power for HTP0 current sensor 1.2 V circuits				
VDD_A_NSP1_CS_1P2	Power for HTP1 current sensor 1.2 V circuits				
VDD_PX11	Power for pad group 11				
VDD_SAIL_PX11	Power for SAIL pad group 11				
VDD_PX0	Power for pad group 0	1.700	1.800	1.900	V
VDD_SAIL_PX0	Power for SAIL pad group 0				
VDD_PX1	Power for pad group 1	1.010	1.100	1.120	V
VDD_PX10	Power for pad group 10	1.100	1.200	1.250	V
VDD_PX3	Power for pad group 3	1.700	1.800	1.900	V
VDD_PX7	Power for pad group 7				
VDD_QFPROM	Power for programming the QFPROM				
VDD_SAIL_PX3	Power for SAIL pad group 3				
VDD_QFPROM_SAIL	Power for programming the QFPROM SAIL				

Table 3-3 Operating conditions for non AVS voltage rails (cont.)

Parameter ^a		Min	Typ ^b	Max	Unit				
Power supply voltages									
VDD_PX9	Power for pad group 9	1.100	1.200	1.250	V				
VDD_SAIL_PX8	Power for SAIL pad group 8	1.700	1.800	1.900	V				
		2.350	2.500	2.650	V				
VBIAS_SAIL_RGMII	Power for SAIL_RGMII reference circuits; 0.85 V	0.800	0.850	0.900	V				
VDD_A_CSI_0_1_0P9	Power for MIPI CSI0/CSI1 0.9 V analog circuits	0.830	0.880	0.920	V				
VDD_A_CSI_2_3_0P9	Power for MIPI CSI2/CSI3 0.9 V analog circuits								
VDD_A_DSI_0_0P9	Power for MIPI DSI0 0.9 V analog circuits								
VDD_A_DSI_0_PLL_0P9	Power for MIPI DSI0 PLL 0.9 V								
VDD_A_DSI_1_0P9	Power for MIPI DSI1 0.9 V analog circuits								
VDD_A_DSI_1_PLL_0P9	Power for MIPI DSI1 PLL 0.9 V								
VDD_A_EDP_0_0P9	Power for EDP 0 0.9 V circuits								
VDD_A_EDP_1_0P9	Power for EDP 1 0.9 V circuits								
VDD_A_EDP_2_0P9	Power for EDP 2 0.9 V circuits								
VDD_A_EDP_3_0P9	Power for EDP 3 0.9 V circuits								
VDD_A_REFGEN_0P875	Power for high-speed interface reference generation circuits – 0.875 V								
VDD_A_SGMII_0_0P9	Power for serial giga bit media-independent interface 0 - 0.9 V								
VDD_A_SGMII_1_0P9	Power for serial giga bit media-independent interface 1 - 0.9 V								
VDD_A_UFS_0_0P9	Power for the UFS0 0.9 V analog circuits								
VDD_A_UFS_1_0P9	Power for the UFS1 0.9 V analog circuits								
VDD_A_CSI_0_1P2	Power for MIPI CSI0 1.2 V analog circuits					1.150	1.200	1.250	V
VDD_A_CSI_1_1P2	Power for MIPI CSI1 1.2 V analog circuits								
VDD_A_CSI_2_1P2	Power for MIPI CSI2 1.2 V analog circuits								
VDD_A_CSI_3_1P2	Power for MIPI CSI3 1.2 V analog circuits								
VDD_A_DSI_0_1_1P2	Power for MIPI DSI0/DSI1 1.2 V analog circuits								
VDD_A_EDP_0_1P2	Power for EDP 0 1.2 V circuits								
VDD_A_EDP_1_1P2	Power for EDP 1 1.2 V circuits								
VDD_A_EDP_2_1P2	Power for EDP 2 1.2 V circuits								
VDD_A_EDP_3_1P2	Power for EDP 3 1.2 V circuits								
VDD_A_PCIE_0_PLL_1P2	Power for PCIe 0 PLL 1.2 V circuits								
VDD_A_PCIE_1_PLL_1P2	Power for PCIe 1 PLL 1.2 V circuits								
VDD_A_REFGEN_1P2	Power for high-speed interface reference generation circuits – 1.2 V								
VDD_A_SGMII_0_1P2	Power for serial giga bit media-independent interface 0 - 1.2 V								
VDD_A_SGMII_1_1P2	Power for serial giga bit media-independent interface 1 - 1.2 V								
VDD_A_UFS_0_1P2	Power for the UFS0 1.2 V analog circuits								
VDD_A_UFS_1_1P2	Power for the UFS1 1.2 V analog circuits								
VDD_A_USBSS_0_1P2	Power for USB super-speed 0 1.2 V circuits								
VDD_A_USBSS_1_1P2	Power for USB super-speed 1 1.2 V circuits								

Table 3-3 Operating conditions for non AVS voltage rails (cont.)

Parameter ^a		Min	Typ ^b	Max	Unit
Power supply voltages					
VDD_A_USBHS_0_0P9	Power for USB high-speed 0 0.9 V circuits	0.830	0.880	0.920	V
VDD_A_USBHS_1_0P9	Power for USB high-speed 1 0.9 V circuits				
VDD_A_USBHS_2_0P9	Power for USB high-speed 2 0.9 V circuits				
VDD_A_USBSS_0_0P9	Power for USB super-speed 0 0.9 V circuits				
VDD_A_USBSS_1_0P9	Power for USB super-speed 1 0.9 V circuits				
VDD_A_USBHS_0_3P1	Power for USB high-speed 0 3.1 V circuits	2.970	3.072	3.200	V
VDD_A_USBHS_1_3P1	Power for USB high-speed 1 3.1 V circuits				
VDD_A_USBHS_2_3P1	Power for USB high-speed 2 3.1 V circuits				
VDD_A_USBHS_0_1P8	Power for USB high-speed 0 1.8 V circuits	1.650	1.800	1.950	V
VDD_A_USBHS_1_1P8	Power for USB high-speed 1 1.8 V circuits				
VDD_A_USBHS_2_1P8	Power for USB high-speed 2 1.8 V circuits				
VDD_A_PCIE_0_0P9	Power for PCIe 0.9 V circuits	0.830	0.912	0.920	V
VDD_A_PCIE_1_0P9					
VDD_IO_EBI	Power for EBI I/O circuits	0.470	0.500	0.570	V
VDD_IO_EBI_23_45	Power for EBI2/EBI3/EBI4/EBI5 I/O circuits				
Thermal Conditions					
T _A	Ambient operating temperature	-40	–	85 ^c	°C
T _J	Junction operating temperature	–	–	115	°C

^a Parts with voltages outside of the specified ranges are not guaranteed to operate properly.

^b Typical voltages represent the recommended output settings of the companion PMIC device.

^c The T_J max specification must be met.

3.3 Power distribution network

The impedances of the distribution networks that deliver power to the QCS9100 device are critical to its supply voltages, not just at DC but over a wide range of frequencies. An inadequate PDN could cause the minimum/maximum values listed in [Table 3-2](#) to be violated.

[Table 3-4](#) through [Table 3-6](#) list the PDN maximum impedance specifications.

Table 3-4 PDN specifications

Power domain	Port	DC resistance (mΩ)		Maximum impedance $Z_{\text{specification}}$ ^a		Pin number of positive ports	Pin number of negative ports
		PMIC BGA - SoC BGA	V_{sense} SoC BGA	$R_{\text{mid_freq}}$ (mΩ)	L (pH)		
VDD_APC0	-	4	0.5	3	120	AA53, AA57, N49, N51, N55, N57, P58, R49, R57, R59, T48, U49, U57, U59, V48, W57, W59, Y58	AA49, AA55, AA59, AB52, N53, P48, P60, T46, T58, T60, V46, V58, W49, Y60
VDD_APC1	-	4	0.5	3	120	AA37, AA41, AA43, M38, M42, M46, N37, N47, P38, P46, R37, R47, T38, V38, V44, W37, W45, Y38	AA39, AA45, AB36, AB42, L37, L41, L47, M40, M44, N35, P36, P48, R35, T46, U37, V36, V46, Y44
VDD_GFX	-	3	0.5	2.5	120	AH24, AH26, AH30, AJ23, AJ25, AJ33, AK34, AL23, AL25, AM36, AN23, AN25, AN35, AP36, AR23, AR25, AR27, AR29, AR31, AR33, AR35, AT26, AT30, AT34, AU29, AU31, AU35, AV24, AV28, AV34	AG25, AG29, AH28, AJ21, AJ35, AK22, AK24, AL21, AL35, AM22, AM24, AN21, AN37, AP22, AP24, AR37, AT24, AT28, AT32, AT36, AU27, AU33, AU37, AV22, AV26, AV30, AV36
VDD_NSP0	-	3	0.5	2.5	85	AE53, AE55, AE57, AF58, AG57, AJ51, AJ53, AJ57, AK54, AK56, AM48, AM58, AM60, AP48, AP58, AP60, AR49, AR51, AR55, AR57, AR61	AE51, AE59, AG59, AH58, AJ55, AK52, AL59, AN47, AN59, AN61, AP46, AP62, AR53, AR59, AT52, AT56, AT58, AT60
VDD_NSP1	-	3	0.5	2.5	85	AA25, AB24, AC25, AC29, N21, N25, N27, N31, N33, P22, P24, P34, T22, T24, T34, V24, V28, V30, W25, W29, W31	AA23, AB22, AC23, AC27, AC31, AD24, AD28, M20, N23, N29, N35, P20, P36, R21, R23, R35, U23, V26, W27, W33, Y24
VDD_CX	1	5	1	4	300	AA35, AB38, AB40, AB44, AB46, AC35, T36, U35, V34, W35, Y36, Y46	AA39, AA45, AA47, AB36, AB42, AD36, R35, U37, V36, W33, Y34, Y44
	2	5	2	4	400	AD50, AD52, AE49, AG49, AJ49, AK50	AC49, AC53, AD48, AE47, AE51, AJ47, AK48, AK52
VDD_MM	1	7	1.5	6	400	AE35, AF36, AG35, AG37, AH34	AD32, AD36, AF34, AG33, AH36, AJ35

Table 3-4 PDN specifications (cont.)

Power domain	Port	DC resistance (mΩ)		Maximum impedance $Z_{\text{specification}}^a$		Pin number of positive ports	Pin number of negative ports
		PMIC BGA - SoC BGA	V_{sense} - SoC BGA	$R_{\text{mid_freq}}$ (mΩ)	L (pH)		
	2	7	0.5	6	250	AH46, AJ41, AJ45, AK40, AK44, AL45, AM38, AN45, AP38, AR39, AR41, AR45, AR47, AT38, AT42, AU39, AU43, AV38, AV42	AJ39, AJ43, AJ47, AK38, AK42, AK48, AL39, AN37, AN39, AN47, AP46, AR37, AR43, AT36, AT40, AT44, AU37, AU41, AV36, AV40, AV44, AW37, AW39, AW41, AW43
VDD_MX_A	1	7	0.5	6	300	AA51, AB48, AB50, AC47, AC51, AD46, W47, Y48	AA47, AA49, AB52, AC49, AC53, AD48, AE47, V46, W49
	2	7	1.5	6	400	AK46, AL47, AM46	AJ47, AK48, AN47, AP46
VDD_MX_C	1	7	1	6	300	AA33, AB34, AC33, AD34, AE33	AB36, AC31, AD32, AD36, AF34, Y34
	2	7	1	6	300	AH38, AJ37, AK36, AL37	AH36, AJ35, AJ39, AK38, AL35, AL39
	3	7	1	6	300	AF48, AG47, AH48	AE47, AF46, AJ47
VDD_D_EBI	1	12	8	10	400	L23, L25, L27, L31, L33, L35	K22, K26, K28, K32, L21, L29, L37
	2	12	8	10	400	L49, L51, L53, L57, L59, L61	K52, K56, K60, K62, L47, L55, L63
	3	12	8	10	300	N61, P62, T62, V62, Y62, AA61	N63, P60, P64, T60, T64, V64, Y60, Y64, AA59
VDD_SAIL_CX	-	10	5	8	300	AE31, AF24, AF28, AF32, AG23, AG27, AG31, AH32	AD32, AE25, AF22, AF26, AF30, AF34, AG25, AG29, AG33
VDD_SAIL_MX	-	15	10	12	500	AD26, AD30, AE23, AE27, AE29	AC27, AC31, AD22, AD24, AD28, AD32, AE25
VDD_CX_LPI	-	30	-	30	600	AC55, AC59, AC63, AD54, AD56, AD58, AD60, AD64	AC53, AC57, AC61, AD62, AE59, AE61, AE65
VDD_MX_LPI	-	50	-	50	800	AB54, AB56, AB58, AB60, AB64	AA55, AA59, AA65, AB52, AB62

^a The PDN AC impedance specification (mask) is obtained by plotting $Z_{\text{specification}}$ using AC resistance ($R_{\text{mid_freq}}$) and AC inductance (L) values. $Z_{\text{specification}}$ is the maximum impedance allowed from 1 MHz to 200 MHz.

$$Z_{\text{spec}} = \sqrt{R_{\text{mid_freq}}^2 + (2\pi f L)^2}$$

Table 3-5 PDN specifications -- DDR rails

Power domain	Port	DC resistance (mΩ)		Maximum impedance $Z_{\text{specification}}^a$		Pin number of positive ports	Pin number of negative ports
		PMIC BGA - SoC BGA	$V_{\text{sense}} - \text{SoC BGA}$	$R_{\text{mid_freq}}(\text{m}\Omega)$	L (pH)		
VDD_A_EBI_01_0P9	0	52	4	65	600	M26, M28	K26, N29
	1	52	4	65	600	M32, M34	K32, N35
VDD_A_EBI_23_45_0P9	2	52	4	65	600	M52, M54	K52, N53
	3	52	4	65	600	M58, M60	L55, M62
	4	52	4	65	600	R63, U63	P64, T64
	5	52	4	65	600	V60, W63	V58, V64
VDD_IO_EBI_01	0	25	8	40	700	M22, M24	N23
	1	25	8	40	700	M30, M36	N29, N35
VDD_IO_EBI_23_45	2	25	8	40	700	M48, M50	L47
	3	25	8	40	700	M56, N59	L55, P60
	4	25	8	40	700	R61, U61	P60, T60
	5	25	8	40	700	W61, AA63	Y60, Y64

^a The PDN AC impedance specification (mask) is obtained by plotting $Z_{\text{specification}}$ using AC resistance ($R_{\text{mid_freq}}$) and AC inductance (L) values. $Z_{\text{specification}}$ is the maximum impedance allowed from 1 MHz to 200 MHz. $Z_{\text{spec}} = \sqrt{R_{\text{mid_freq}}^2 + (2\pi f L)^2}$

Table 3-6 PDN specifications -- SerDes rails

Power domain	V_{drop} (V)		Maximum impedance $Z_{\text{specification}}^a$		Pin number of positive ports	Pin number of negative ports
	Min (V)	Typ (V)	$R_{\text{mid_freq}}(\text{m}\Omega)$	L (pH)		
VDD_A_CSI_0_1_0P9	0.860	0.88	88	563	AT50	AU51, AT52
VDD_A_CSI_2_3_0P9	0.860	0.88	88	563	AT54	AR53, AU53, AU55
VDD_A_DSI_0_0P9	0.860	0.88	128	813	AU45	AT44, AV44
VDD_A_DSI_0_PLL_0P9	0.860	0.88	170	1080	AT46	AU47
VDD_A_DSI_1_0P9	0.860	0.88	128	813	AU49	AU47, AU51, AW49
VDD_A_DSI_1_PLL_0P9	0.860	0.88	170	1080	AT48	AU47
VDD_A_EDP_0_0P9	0.860	0.88	138	880	AJ59	AH58, AG59, AJ61, AL59
VDD_A_EDP_1_0P9	0.860	0.88	138	880	AK60	AJ61, AL59
VDD_A_EDP_2_0P9	0.860	0.88	138	880	AK62	AJ61, AJ63
VDD_A_EDP_3_0P9	0.860	0.88	138	880	AM62	AN61, AN63
VDD_A_SGMII_0_0P9	0.860	0.88	177	1125	Y22	AB18, Y24, AA23, Y20
VDD_A_SGMII_1_0P9	0.860	0.88	177	1125	AA21	AB18, Y24, AA23, Y20
VDD_A_UFS_0_0P9	0.860	0.88	119	760	AH60	AG59, AJ61
VDD_A_UFS_1_0P9	0.860	0.88	119	760	AF60	AE59, AE61, AG59
VDD_A_USBHS_0_0P9	0.860	0.88	314	2000	K36	L37
VDD_A_USBHS_1_0P9	0.860	0.88	314	2000	K40	L41

Table 3-6 PDN specifications -- SerDes rails (cont.)

Power domain	V _{drop} (V)		Maximum impedance Z _{specification} ^a		Pin number of positive ports	Pin number of negative ports
	Min (V)	Typ (V)	R _{mid_freq} (mΩ)	L (pH)		
VDD_A_USBHS_2_0P9	0.860	0.88	314	2000	L45	M44
VDD_A_USBSS_0_0P9	0.860	0.88	138	880	L39	M40, L37, L41
VDD_A_USBSS_1_0P9	0.860	0.88	138	880	L43	M44, L41
VDD_A_PCIE_0_0P9	0.879	0.912	46	295	T18, T20, U21	R17, R19, R21, U23
VDD_A_PCIE_1_0P9	0.879	0.912	79	500	V20, V22, W21, W23	U23, V26, W27, Y20, Y24
VDD_A_CSI_0_1P2	1.157	1.2	236	1500	AV50	AU51, AW49, AW51
VDD_A_CSI_1_1P2	1.157	1.2	236	1500	AV52	AU51, AU53, AW51, AW53
VDD_A_CSI_2_1P2	1.157	1.2	236	1500	AV54	AU53, AU55, AW53, AW55
VDD_A_CSI_3_1P2	1.157	1.2	236	1500	AV56	AU55, AU57, AW55, AW57
VDD_A_DSI_0_1_1P2	1.157	1.2	79	500	AV46, AV48	AU47, AW47, AW49, AV44, AY46
VDD_A_EDP_0_1P2	1.157	1.2	196	1250	AH64	AG65, AJ63, AJ65
VDD_A_EDP_1_1P2	1.157	1.2	196	1250	AK64	AJ63, AJ65, AL65
VDD_A_EDP_2_1P2	1.157	1.2	196	1250	AL63	AJ63, AL65, AM64, AN63
VDD_A_EDP_3_1P2	1.157	1.2	196	1250	AL61	AJ61, AL59, AN61
VDD_A_PCIE_0_PLL_1P2	1.157	1.2	236	1500	T16	R15, R17
VDD_A_PCIE_1_PLL_1P2	1.157	1.2	236	1500	U13	T12, T14, V12, V14
VDD_A_SGMII_0_1P2	1.157	1.2	236	1500	AA19	AC19, AB18, AA17, AC17, Y16, AA23, AC23, AB22, Y20
VDD_A_SGMII_1_1P2	1.157	1.2	236	1500	AB20	AC19, AB18, AA17, AC17, Y16, AA23, AC23, AB22, Y20
VDD_A_UFS_0_1P2	1.157	1.2	236	1500	AG63	AF62, AF64, AH62
VDD_A_UFS_1_1P2	1.157	1.2	236	1500	AG61	AF62, AH62
VDD_A_USBSS_0_1P2	1.157	1.2	236	1500	K38	L37, H38
VDD_A_USBSS_1_1P2	1.157	1.2	236	1500	K42	L41, H42
VDD_A_USBHS_0_1P8	1.736	1.8	314	2000	J37	H38
VDD_A_USBHS_1_1P8	1.736	1.8	314	2000	J41	H40, H42
VDD_A_USBHS_2_1P8	1.736	1.8	314	2000	K46	J47, L47
VDD_A_USBHS_0_3P1	3.042	3.072	314	2000	J39	H38, H40
VDD_A_USBHS_1_3P1	3.042	3.072	314	2000	J43	H42, H44
VDD_A_USBHS_2_3P1	3.042	3.072	314	2000	K48	J47, L47
VBIAS_SAIL_RGMII	0.82	0.85	157	1000	AD20	AC19, AE19, AD18, AD22

^a The PDN AC impedance specification (mask) is obtained by plotting Z_{specification} using AC resistance (R_{mid_freq}) and AC inductance (L) values. Z_{specification} is the maximum impedance allowed from 1 MHz to 200 MHz.

$$Z_{spec} = \sqrt{R_{mid_freq}^2 + (2\pi fL)^2}$$

3.4 Average operating current

Detailed current consumption information and details about the operating modes tested are available in *QCS9100 Current Consumption Data Application Note (80-73416-7)*.

3.5 Digital logic characteristics

A digital I/O's performance specification depends on its pad type, its usage, and/or its supply voltage.

- Some are dedicated for interconnections between the QCS9100 device and other ICs within the QTI chipset; therefore, specifications are not required.
- Some are defined by existing standards, such as I²C and SPI. QTI devices comply with those standards; therefore, additional specifications are not required.
- All other digital I/Os require performance specifications.
- Back powering protection is not supported in digital pads unless otherwise specified in the following table. All non-bpp digital pads must be kept at less than 50 mV and with a maximum of 1 μ A current being injected into the pad to avoid potential back-power scenarios.

Table 3-7 Digital I/Os specified in this section

Pad voltage	Usage	Table
1.8 V	VDDPX_0,VDD_SAIL_PX_0, VDDPX_3, VDD_SAIL_PX_3	Table 3-8
1.8 V	VDD_SAIL_PX_8	Table 3-9 and Table 3-10
2.5 V		
1.2 V	VDDPX_9/VDDPX_10	Table 3-11

Table 3-8 DC specification of 1.8 V I/Os

Parameter	Description	Min	Max	Unit
V _{IH}	High-level input voltage, CMOS/Schmitt (HIHYS_EN = low)	0.65 × VDDPX _x	VDDPX _x ^a + 0.3	V
V _{IL}	Low-level input voltage, CMOS/Schmitt (HIHYS_EN = low)	-0.3	0.35 × VDDPX _x ^a	V
V _{IH}	High-level input voltage, CMOS/Schmitt (HIHYS_EN = high)	0.7 × VDDPX _x	VDDPX _x ^a + 0.3	V
V _{IL}	Low-level input voltage, CMOS/Schmitt (HIHYS_EN = high)	-0.3	0.3 × VDDPX _x ^a	V
V _{SHYS}	Schmitt hysteresis voltage (HIHYS_EN = low)	100	–	mV
V _{SHYS}	Schmitt hysteresis voltage (HIHYS_EN = high)	300	–	mV
I _{IH}	Input high leakage current	–	3	μ A
I _{IL}	Input low leakage current	-1	–	μ A
I _{OZH}	High-level, tri-state leakage current	–	3	μ A
I _{OZL}	Low-level, tri-state leakage current	-1	–	μ A
R _{PD}	Pull-down resistance	20k	60k	Ω
R _{PU}	Pull-up resistance	20k	60k	Ω
R _{KP}	Bus keeper resistor	20k	60k	Ω
V _{OH}	High-level output voltage, CMOS	VDDPX _x ^a - 0.45	VDDPX _x ^a	V
V _{OL}	Low-level output voltage, CMOS	0.0	0.45	V

^a VDDPX_x can be VDDPX_0, VDD_SAIL_PX_0, VDDPX_3, VDD_SAIL_PX_3 depending on the pad group.

Table 3-9 DC specifications for RGMII 2.5 V mode (VDD_SAIL_PX_8)

Parameter	Description	Min	Max	Unit
V _{OL}	Low-level output voltage	-0.3	0.4	V
V _{OH}	High-level output voltage	2	VDDPX_x + 0.3	V
V _{IL}	Low-level input voltage	–	0.7	V
V _{IH}	High-level input voltage	1.7	–	V
V _{HYS}	Input Hysteresis	100	-	mV
R _{PULL-UP}	Pull-up resistance	20	50	kΩ
R _{PULL-DOWN}	Pull-down resistance	20	50	kΩ
R _{KEEPERUP}	Keeper-up resistance	20	50	kΩ
R _{KEEPERDOWN}	Keeper-down resistance	20	50	kΩ
I _{IL}	Input low leakage current	–	5	μA
I _{IH}	Input high leakage current	-5	–	μA

Table 3-10 DC specifications for RGMII 1.8 V mode (VDD_SAIL_PX_8)

Parameter	Description	Min	Max	Unit
V _{OL}	Low-level output voltage	–	0.45	V
V _{OH}	High-level output voltage	VDDPX_x- 0.45	–	V
V _{IL}	Low-level input voltage	-0.3	0.35× VDDPX_x	V
V _{IH}	High-level input voltage	0.65× VDDPX_x	VDDPX_x+ 0.3	V
V _{HYS}	Input Hysteresis	100	–	mV
R _{PULL-UP}	Pull-up resistance	20	50	kΩ
R _{PULL-DOWN}	Pull-down resistance	20	50	kΩ
R _{KEEPERUP}	Keeper-up resistance	20	50	kΩ
R _{KEEPERDOWN}	Keeper-down resistance	20	50	kΩ
I _{IL}	Input low leakage current	–	5	μA
I _{IH}	Input high leakage current	-5	–	μA

NOTE There is no industry-standard specification for a 1.8 V RGMII interface. Thus, the above specifications are taken from JESD8-7A, “1.8 V ± 0.15 V (Normal range) and 1.2 V – 1.95 V (Wide range) Power Supply Voltage and Interface Standard for Non terminated Digital Integrated Circuits”.

Table 3-11 Digital I/O characteristics for UFS_RESET and UFS_REF_CLK (VDDPX_9/VDDPX_10)

Parameter	Description	Min	Max	Unit
V _{OL}	Low-level output voltage	0	0.25 × VDDPX_x	V
V _{OH}	High-level output voltage	VDDPX_x × 0.75	VDDPX_x	V
R _{PULL-UP}	Pull-up resistance	20	60	kΩ
R _{PULL-DOWN}	Pull-down resistance	20	60	kΩ
I _{LEAK}	Standby leakage	-10	10	μA

NOTE VDDPX_x can be either VDDPX_9 or VDDPX_10.

Table 3-12 DC specifications for SPMI (VDDPX_0)

Parameter	Description	Min	Max	Unit
V _{IH}	High-level input voltage	$0.65 \times VDDPX_x$	$VDDPX_x + 0.3$	V
V _{IL}	Low-level input voltage	-0.3	$0.35 \times VDDPX_x$	V
V _{SHYS}	Schmitt hysteresis voltage	100	–	mV
I _{IH}	Input high leakage current	–	30	μA
I _{IL}	Input low leakage current	-10	–	μA
I _{OZH}	High-level, tri-state leakage current	–	30	μA
I _{OZL}	Low-level, tri-state leakage current	-10	–	μA
R _{pullup}	Pull-up resistance	7.5 K	20 K	Ω
R _{pulldown}	Pull-down resistance	10 K	50 K	Ω
R _{keeperup}	Keeper-up resistance	7.5 K	20 K	Ω
R _{keeperdown}	Keeper-down resistance	10 K	50 K	Ω
V _{OH}	High-level output voltage, CMOS	$VDDPX_x - 0.45$	$VDDPX_x$	V
V _{OL}	Low-level output voltage, CMOS	0	0.45	V

Table 3-13 DC specifications for PS_HOLD and MD_PS_HOLD (VDDPX_3)

Parameter	Description	Min	Max	Unit
V _{IH}	High-level input voltage, (hihys_en = LOW)	$0.65 \times VDDPX_x$	$VDDPX_x + 0.3$ V	V
V _{IL}	Low-level input voltage, (hihys_en = LOW)	-0.3	$0.35 \times VDDPX_x$	V
V _{IH}	High-level input voltage, (hihys_en = HIGH)	$0.7 \times VDDPX_x$	$VDDPX_x + 0.3$ V	V
V _{IL}	Low-level input voltage, (hihys_en = HIGH)	-0.3	$0.3 \times VDDPX_x$	V
V _{SHYS}	Schmitt hysteresis, (hihys_en = LOW)	100	–	mV
V _{SHYS}	Schmitt hysteresis, (hihys_en = HIGH)	300	–	mV
I _{IH}	Input high leakage current	–	20	μA
I _{IL}	Input low leakage current	-1	–	μA
I _{OZH}	High-level, tri-state leakage current	–	20	μA
I _{OZL}	Low-level, tri-state leakage current	-1	–	μA
R _{PD}	Pull-down resistance	10 K	50 K	Ω
R _{PU}	Pull-up resistance	3 K	20 K	Ω
R _{KP}	Bus keeper resistor	3 K	50 K	Ω
V _{OH}	High-level output voltage	$VDDPX_x - 0.45$	$VDDPX_x$	V
V _{OL}	Low-level output voltage	0	0.45	V

3.6 Timing characteristics

Specifications for the device timing characteristics are included (where appropriate) under each function's section, along with all its other performance specifications. Some general comments about timing characteristics and pertinent pin design methodologies are included here.

NOTE All QCS9100 devices are characterized with actively terminated loads; therefore, all baseband timing parameters in this document assume no bus loading. For more details, see [Section 3.6.2](#).

3.6.1 Timing diagram conventions

The conventions used within timing diagrams throughout this document are shown in the following figure.



Waveform	Description
	Don't care or bus is driven
	Signal is changing from low to high
	Signal is changing from high to low
	Bus is changing from invalid to valid
	Bus is changing from valid to keeper
	Bus is changing from Hi-Z to valid
	Denotes multiple clock periods

Figure 3-1 Timing diagram conventions

For each signal in the diagram:

- One clock period (T) extends from one rising clock edge to the next rising clock edge.
- The high level represents 1, the low level represents 0, and the middle level represents the floating (high-impedance) state.
- When both the high and low levels are shown over the same time interval, the meaning depends on the signal type:
 - For a bus type signal (multiple bits), the processor or external interface is driving a value, but that value may or may not be valid.
 - For a single signal, this indicates don't care.

3.6.2 Rise and fall time specifications

The testers that characterize QCS9100 devices have actively terminated loads, making the rise and fall times quicker (mimicking a no-load condition). The impact that different external load conditions have on rise and fall times is shown in the following diagram.




Figure 3-2 Rise and fall times under different load conditions

To account for external load conditions, rise or fall times must be added to the parameters that start timing at the QCS9100 device and terminate at an external device (or vice versa). Adding these rise and fall times is equivalent to applying capacitive load derating factors.

3.7 Memory support

QCS9100 supports six channel up to 36 GB LPDDR5 memory (JESD209-5C) with maximum speed at 3200 MHz.

3.8 Multimedia

Multimedia parameters requiring performance specifications are addressed in this section.

3.8.1 Camera interfaces

The QCS9100 device supports up to four D-PHY or C-PHY camera interfaces.

Table 3-14 Supported MIPI-CSI standards and exceptions

Applicable standard	Feature exceptions
MIPI Alliance Specification for CSI-2 v3.0	RAW7 is not supported; DPCM predictor 2 is not supported.
MIPI Alliance Specification for D-PHY v1.2	Efficient Packet Delimiter (EPD) for D-PHY is not supported.
MIPI Alliance Specification for C-PHY v2.0	None

3.8.2 Audio support

The Audio-related interfaces supported with QCS9100 include:

- I²S: [I²S interfaces](#)
- PCM/TDM: [PCM/TDM interfaces](#)

3.8.3 Display support

The QCS9100 device supports one D-PHY or C-PHY display.

Table 3-15 Supported MIPI-DSI standards and exceptions

Applicable standard	Feature exceptions
MIPI Alliance Specification for Display Serial Interface 2, v2.1	None
MIPI Alliance Specification for D-PHY v1.2	None
MIPI Alliance Specification for C-PHY v1.1	None

3.8.4 DisplayPort

Table 3-16 Supported DisplayPort standards and exceptions

Applicable standard	Feature exceptions
VESA DisplayPort v1.4	None

3.9 Connectivity

The connectivity functions supported by the QCS9100 that require electrical specifications include:

- USB host/slave support with built-in physical layer (PHY)
- Peripheral component interconnect express (PCIe) interfaces
- Universal flash storage (UFS)
- NOR flash storages (OSPI/QSPI)
- Reduced gigabit media independent interface (RGMII)
- High-speed serial gigabit media-independent interface (HSGMII)
- Inter-IC sound (I²S) interfaces
- Pulse-coded modulation (PCM) interfaces
- Time-division multiplexing (TDM) interfaces
- Through proper configuration of 21 main domain (MD) GPIO-based QUP SEs and 5 SAIL domain SAIL_IO-based QUP SEs:
 - Universal asynchronous receiver/transmitter (UART) ports
 - Inter-integrated circuit (I²C) interfaces
 - Serial peripheral interface (SPI) ports
- Dedicated I²C interfaces for camera (CCI I²C)

Pertinent specifications for these functions are detailed in the following subsections.

NOTE In addition to the following hardware specifications, see the latest software release notes for software-based performance features or limitations.

3.9.1 USB interfaces

Table 3-17 Supported USB standards and exceptions

Applicable standard	Feature exceptions
<i>Universal Serial Bus Specification, Revision 3.1</i> (August 11, 2014 or later)	None
UTMI specification version 1.05, released on 3/29/2001	None
<i>On-The-Go and Embedded Host Supplement to the USB 3.0 Specification</i> (May 10, 2012, Revision 1.1 or later)	Attach detection protocol (ADP), role swap protocol (RSP), session request protocol (SRP), and host negotiation protocol (HNP)
USB Serial Bus Specification, Revision 2.0 (April 27, 2000 or later)	None

3.9.2 PCIe interface

Table 3-18 Supported PCIe standards and exceptions

Applicable standard	Feature exceptions
PCI_Express_Base_Specification_Revision_4.0	Link configure capability
	Lane margining at receiver
	L0s link state

3.9.3 UFS interface

Table 3-19 Supported UFS standards and exceptions

Applicable standard	Feature exceptions
Universal Flash Storage (UFS), Version 3.1	

3.9.4 HSGMII interface

Table 3-20 Supported HSGMII standards and exceptions

Applicable standard	Feature exceptions
IEEE 802.3 section 47	None

3.9.5 Octa-SPI/Quad-SPI interface




Figure 3-3 Octa-SPI/Quad-SPI SDR timing diagram

Table 3-21 Octa-SPI/Quad-SPI interface SDR timing

Parameter	Comments	Min.	Max.	Unit
1/T	OSPI/QSPI clock frequency	–	90	MHz
t(mis)	Master input setup time	1.7	–	ns
t(mih)	Master input hold time	1.3	–	ns
t(mod)	Master output delay	-2.00	2.00	ns




Figure 3-4 Octa-SPI DDR timing diagram

Table 3-22 Octa-SPI interface DDR timing

Parameter	Comments	Min.	Max.	Unit
1/T	OSPI clock frequency	–	166	MHz
t(skew)	DQ to DQS skew	–	530	ps
t(mod)	Master output delay	-2.00	2.00	ns

NOTE DDR is not supported on Quad-SPI operation.

3.9.6 RGMII interface

Table 3-23 Supported RGMII standards and exceptions

Applicable standard	Feature exceptions
Reduced Gigabit Media Independent Interface (RGMII) v1.3 and v2.0	None

3.9.7 I²S interfaces

Table 3-24 Supported I²S standards and exceptions

Applicable standards	Feature exceptions
Philips I ² S Bus Specifications revised June 5, 1996	None




Figure 3-5 I²S timing diagram

Table 3-25 I²S interface timing

Parameter		Comments ^a	Min	Typ	Max	Unit
Using internal SCK						
Frequency			–	–	24.576	MHz
T	Clock period		40.69	–	–	ns
t(HC)	Clock high		$0.45 \times T$	–	$0.55 \times T$	ns
t(LC)	Clock low		$0.45 \times T$	–	$0.55 \times T$	ns
t(sr)	SD and WS input setup time		8.14	–	–	ns
t(hr)	SD and WS input hold time		1.5	–	–	ns
t(dtr)	SD and WS output delay		–	–	8.14	ns
Using external SCK						
Frequency			–	–	24.576	MHz
T	Clock period		40.69	–	–	ns
t(HC)	Clock high		$0.45 \times T$	–	$0.55 \times T$	ns
t(LC)	Clock low		$0.45 \times T$	–	$0.55 \times T$	ns
t(sr)	SD and WS input setup time		8.14	–	–	ns

Table 3-25 I²S interface timing (cont.)

Parameter		Comments ^a	Min	Typ	Max	Unit
t(hr)	SD and WS input hold time		1.5	–	–	ns
t(dtr)	SD and WS output delay		–	–	8.14	ns

^a Load capacitance is between 10 pF and 40 pF.

Table 3-26 HS-I²S Rx interface timing

Parameter		Comments ^a	Min	Typ	Max	Unit
<i>Using external SCK</i>						
	Frequency			–	73.728	MHz
T	Clock period		13.56	–	–	ns
t(HC)	Clock high		$0.45 \times T$	–	$0.55 \times T$	ns
t(LC)	Clock low		$0.45 \times T$	–	$0.55 \times T$	ns
t(sr)	SD and WS input setup time		2.71	–	–	ns
t(hr)	SD and WS input hold time		1.5	–	–	ns


^a Load capacitance is between 10 pF and 40 pF.

Table 3-27 HS-I²S Tx interface timing

Parameter		Comments ^a	Min	Typ	Max	Unit
<i>Using external SCK</i>						
	Frequency			–	24.576	MHz
T	Clock period		40.69	–	–	ns
t(HC)	Clock high		$0.45 \times T$	–	$0.55 \times T$	ns
t(LC)	Clock low		$0.45 \times T$	–	$0.55 \times T$	ns
t(dtr)	SD and WS output delay		–	–	8.14	ns

^a Load capacitance is between 10 pF and 40 pF.

3.9.8 PCM/TDM interfaces



32 bits/slot; 512 bits/frame; 0 frame sync delay; 16 active Tx and Rx slots (TDM interface) or mono channel (PCM interface)

Notes:

1. Internal clock can also be inverted (180 degrees out of phase) relative to the external clock.
2. Frame sync signal can also be inverted.
3. Supports 0 to 2 cycle delays between the frame sync pulse edge and PCM_DOUT/DIN data.
4. PCM data per slot can be smaller or equal to the slot size:
 - If data size < slot size, remaining data bits are padded with zeroes.
 - If data size > slot size, extra data bits will be ignored.
5. PCM audio interface:
 - Supports only mono channel.
 - Does not support one-slot mode.
 - PCM_SYNC period is equivalent to 1 frame.

Figure 3-6 PCM/TDM audio format with different sync modes




Figure 3-7 PCM/TDM timing diagram

Table 3-28 PCM/TDM interface timing parameters

Parameter		Comments	Min	Max	Unit
Master mode					
Frequency			–	24.576	MHz
T	Clock period		40.69	–	ns
t(HC)	Clock high		0.45× T	0.55× T	ns
t(LC)	Clock low		0.45× T	0.55× T	ns
t(sr)	PCM/TDM_DIN and PCM/TDM_SYNC setup time		8.14	–	ns
t(hr)	PCM/TDM_DIN and PCM/TDM_SYNC hold time		1.5	–	ns

Table 3-28 PCM/TDM interface timing parameters (cont.)

Parameter		Comments	Min	Max	Unit
t(dtr)	PCM/TDM_DOUT and PCM/TDM_SYNC output delay		–	8.14	ns
Slave mode					
Frequency			–	24.576	MHz
T	Clock period		40.69	–	ns
t(HC)	Clock high		0.45× T	0.55× T	ns
t(LC)	Clock low		0.45× T	0.55× T	ns
t(sr)	PCM/TDM_DIN and PCM/TDM_SYNC setup time		8.14	–	ns
t(hr)	PCM/TDM_DIN and PCM/TDM_SYNC hold time		1.5	–	ns
t(dtr)	PCM/TDM_DOUT and PCM/TDM_SYNC output delay		–	8.14	ns

^a Load capacitance is between 10 pF to 40 pF.

Table 3-29 High speed PCM/TDM Rx interface timing

Parameter		Comments ^a	Min	Typ	Max	Unit
Using external SCK						
	Frequency			–	73.728	MHz
T	Clock period		13.56	–	–	ns
t(HC)	Clock high		0.45 × T	–	0.55 × T	ns
t(LC)	Clock low		0.45 × T	–	0.55 × T	ns
t(sr)	PCM/TDM_DIN and PCM/TDM_SYNC setup time		2.71	–	–	ns
t(hr)	PCM/TDM_DIN and PCM/TDM_SYNC hold time		1.5	–	–	ns

^a Load capacitance is between 10 pF and 40 pF.

Table 3-30 High speed PCM/TDM Tx interface timing

Parameter		Comments ^a	Min	Typ	Max	Unit
Using external SCK						
	Frequency			–	24.576	MHz
T	Clock period		40.69	–	–	ns
t(HC)	Clock high		0.45 × T	–	0.55 × T	ns
t(LC)	Clock low		0.45 × T	–	0.55 × T	ns
t(dtr)	PCM/TDM_DOUT and PCM/TDM_SYNC delay		–	–	8.14	ns

^a Load capacitance is between 10 pF and 40 pF.

3.9.9 I²C interface

Table 3-31 Supported I2C standards and exceptions

Applicable standard	Feature exceptions
I ² C Specification, version 3.0	HS mode, slave mode, multi-master mode, and 10-bit addressing are not supported.

3.9.10 Serial peripheral interface

QCS9100 supports SPI as a master on 25 QUP ports. SPI slave mode is supported on the eight QUP ports. See *QCS9100 Pin Assignment and GPIO Configuration Spreadsheet (80-73415-1A)* for more details.




Figure 3-8 SPI master timing diagram

NOTE Depending on the mode configuration (Clock PHA and POL settings), Tx and Rx sampling edge could differ. The timing diagram above is using mode 1 as an example.

Table 3-32 SPI master timing characteristics

Parameter	Comments	Min	Typ	Max	Unit
T(SPI clock period) ^a	50 MHz maximum	20	–	–	ns
t(ch)	Clock high	8	–	–	ns
t(cl)	Clock low	8	–	–	ns
t(mov)	Master output valid	-5	–	5	ns
t(mis)	Master input setup	5	–	–	ns
t(mih)	Master input hold	1	–	–	ns

^a The minimum clock period includes 1% jitter of maximum frequency.

Table 3-33 SPI slave timing characteristics

Parameter	Comments	Min	Max	Unit
T (SPI clock period) ^a	50 MHz maximum	20.0	–	ns
t(ch)	Clock high	9	–	ns
t(cl)	Clock low	9	–	ns
t(sov)	Slave output valid	2	13	ns
t(mis)	Slave input setup	3	–	ns
t(mih)	Slave input hold	3	–	ns

Table 3-33 SPI slave timing characteristics (cont.)

Parameter	Comments	Min	Max	Unit
S_TRI_STATE_EN ^a	Slave tri-state enable	–	14	ns
S_TRI_STATE_DIS ^a	Slave tri-state disable	–	14	ns

^a The total capacitive load must not exceed 30 pF for a single slave system. For each additional slave, 10 pF should be added to the clock and data lines (not needed for chip select since it is one-to-one). For example, 40 pF for two slaves, although most systems have only a single slave. Care must be taken to verify that every slave can drive the data line fast enough to meet the timing requirement or the system must use a reduced frequency.

NOTE Only SPI slave mode 1 (PHA = 1 and POL = 0) is supported.

3.9.11 CAN-FD-interface

Table 3-34 Supported CAN-FD standards and exceptions

Applicable standard	Feature exception
ISO 11898-1: 2015, Road vehicles, Controller area network (CAN)	None
ISO 11898-4, Road vehicles, Controller area network (CAN)	None

3.10 Internal functions

Some internal functions require external interfaces to enable their operation. These include modes and resets, and JTAG functions.

3.10.1 Modes and resets

Mode and reset functions are basic digital I/Os that meet the performance specifications presented in [Digital logic characteristics](#).

3.10.2 JTAG




Figure 3-9 JTAG interface timing diagram

Table 3-35 JTAG interface timing characteristics

Parameter		Min	Typ	Max	Unit
t(tckcy)	TCK period	50	–	–	ns
t(tckh)	TCK pulse width high	20	–	–	ns
t(tckl)	TCK pulse width low	20	–	–	ns
t(sutms)	TMS input setup time	5	–	–	ns
t(htms)	TMS input hold time	20	–	–	ns
t(sutdi)	TDI input setup time	5	–	–	ns
t(htdi)	TDI input hold time	20	–	–	ns
t(do)	TDO data output delay	–	–	15	ns
t(tckcy)	TCK period	50	–	–	ns

4 Mechanical information

4.1 Device physical dimensions

The QCS9100 device is available in the FCBGA1723+HS package, with a 25.0 mm × 25.0 mm body and a maximum height of 2.31 mm. This package includes many ground pins for improved electrical grounding, mechanical strength, and thermal continuity. Pin A1 is located by an indicator mark on the top of the package, and by the ball pattern when viewed from below. A simplified version of the package outline drawing is shown in [Figure 4-1](#).

NOTE Click the following links to download *Module Outline Drawing, FCBGA1723+HS, 25.0 × 25.0 × 2.31 mm, L1250, PL1, HS1* (NT90-11744-1) from the Qualcomm website.

<https://docs.qualcomm.com/bundle/NT90-11744-1/resource/NT90-11744-1>

After successfully logging on, the document is downloaded.






Figure 4-1 Simplified FCBGA1723+HS outline drawing

4.2 Part marking




Figure 4-2 QCS9100 device marking (top view, not to scale)

Table 4-1 Device marking line definitions

Line	Marking	Description
C1	Qualcomm	Qualcomm company name
P1	PRODUCT	Qualcomm Technologies, Inc. (QTI) product name <ul style="list-style-type: none"> ▪ QCS9100
P2	VARIANT	PRR-BB <ul style="list-style-type: none"> ▪ See Device ordering information for the assigned values.
E	Blank or random	Optional information
T1	FAYWWXXX	F = foundry company code <ul style="list-style-type: none"> ▪ F = J for Samsung A = assembly site code <ul style="list-style-type: none"> ▪ A = C (Amkor, Korea) ▪ A = K (SPIL, Taiwan) Y = single/last digit of year WW = two-digit work week of current year XXX = lot serial number
	●	Ball A1 indicator

The 28-bit QFPROM JTAG register is summarized in [Table 4-2](#).

Table 4-2 Related register (0x1 02B5 0E1)

Bit location	Name	Description
[bits [27:20]]	FEATURE_ID	Feature ID is used for differentiating SKUs/variants
bits [19:0]	JTAG_ID	These bits map to [31:12] of the JTAG_ID register (0x1 02B5 0E1). Fuse bit 0 maps to bit 12 of JTAG_ID

4.3 Device ordering information

The Oracle short description is used to order QTI products, and is present on both the customer label and this document. The short description includes the product name, configuration code, package type, product revision code, source code, and feature code/program ID of the part.

This device can be ordered using the identification code shown in the following table.

Table 4-3 Device identification code

Device ID code	AAA-AAAA	-P	-TTTTT	NNNN	A	+FF	-EE	-RR	-S	-BB or -PID ^a
Symbol definition	Product name	Configuration code	Package type	Number of pins	Package variable	Additional package information	Shipping package	Product revision	Source code	Feature code
Example	QCS-9100	-0	-FCBGA	1723		+HS	-MT	-01	-0	-AA

^a The feature code (BB) and the program ID (PID) are mutually exclusive. A product may have one of them or none of them, but it will never have both. If there is no feature code/program ID, this field is blank, and the Oracle short description ends after the source configuration code (S)

For example: QCS-9100-0-FCBGA1723+HS-MT-01-0-AA

NOTE The shipping package is either TR (tape and reel) or MT (matrix tray).

Device identification details for all samples available to date are summarized in [Table 4-4](#).

For availability and information about daisy chain parts, contact the Qualcomm Sales team for support.

4.4 Device identification for each sample type

Device identification details for all samples available to date are summarized in the following table.

Table 4-4 Device identification details

Device	Sample type	Variant (PRR-BB) P = product configuration code RR = product revision code BB = feature code ^a	FEATURE_ID	Hardware revision number	Hardware version	Source configuration code (S) ^b	Comments	Sample date
QCS9100	ES	001-AA	0x1	0x1 02B5 0E1	v2.0	0	QCS9100, FCBGA1723 + HS, Octa Kryo Gen 6, Adreno 6xx GPU, dual HTP, 6 × 16 bit LPDDR5, safety island, IoT auto-grade Tjmax = 115°C	8/15/2024

^a BB is the feature code that identifies an IC's specific feature set, which distinguishes it from other versions or variants. Feature sets are detailed in the Comments column.

^b S is the source configuration code that identifies all the qualified die fabrication-source/assembly site combinations available when the particular sample type was shipped.

Device identification details for all samples available to date are summarized in the following table.

Table 4-5 Source configuration codes


S value	F value = F	A value = C	A value = K
0	Samsung	Amkor, Korea	SPIL, Taiwan

5 Carrier, handling, and storage information


5.1 Carrier

5.1.1 Tape and reel information

All QTI tape carrier systems conform to EIA-481 standards. A simplified sketch of the QCS9100 tape carrier is shown in the following figure including the proper part orientation, maximum number of devices per reel, and key dimensions.



Tape-handling recommendations are shown in the following figure.



5.1.2 Matrix tray information


All QTI matrix tray carriers confirm to JEDEC standards.

The device pin 1 is oriented to the chamfered corner of the matrix tray.

All matrix tray media is available for sampling only. Production is supported on tape and reel.

Table 5-1 Matrix tray approved sources of supply

Key dimensions (mm)	
Array	4 × 11 (44)
M	26.70
M1	20.00
M2	27.50
M3	27.50



6 PCB mounting guidelines

6.1 ELV and RoHS requirements

The device meets the substance restriction requirements of the EU ELV directive and the EU RoHS directive. Its SnAgCu solder balls have SAC405 composition.

6.2 SMT assembly guidelines

For recommendations on SMT process development, see the *SMT Assembly Guidelines* (SM80-P0982-1).

NOTE Click the following link to download the *SMT Assembly Guidelines* (SM80-P0982-1) from the Qualcomm website.

<https://docs.qualcomm.com/bundle/SM80-P0982-1/resource/SM80-P0982-1.pdf>

After successfully logging on, the document is downloaded.

NOTE Make this document a favorite to be notified of any changes.

6.3 Board-level reliability

QTI conducts characterization tests to assess the device's board-level reliability. Board-level reliability data is available for download.

NOTE Click the following link to download the *Board Level Reliability, FCBGA1723+HS* (BR80-11744-1) from the Qualcomm website.

<https://docs.qualcomm.com/bundle/BR80-11744-1/resource/BR80-11744-1.pdf>

After successfully logging on, the document is downloaded.

NOTE Make this document a favorite to be notified of any changes.

6.4 High temperature warpage

QTI measures package warpage across SMT reflow. High temperature warpage data is available for download.

NOTE Click the following link to download the *High Temperature Warpage, FCBGA1723+HS* (WR80-11744-1) from the Qualcomm website.

<https://docs.qualcomm.com/bundle/WR80-11744-1/resource/WR80-11744-1.pdf>

After successfully logging on, the document is downloaded.

NOTE Make this document a favorite to be notified of any changes.

7 Part reliability

NOTE Customers must provide a mission profile to QTI for review against qualification assumption.

7.1 Reliability qualifications summary

The QCS9100 device has been qualified up to Tj 115°C. The qualification plan is summarized in the following table.

Table 7-1 Qualification plan and results summary

Stress test	ABV	Test #	Test method	Test conditions/Pre and Post ATE (Identify temp, RH, and Bias)	Requirements		Results Fails/Total S.S	Comments
					S.S per lot	# LOTS		
Test Group A – Accelerated Environment Stress Tests								
Preconditioning	PC	A1		MSL3, 3X reflow (Pre and Post ATE at R)	77, (77)	3, (3)	0F/231, (231)	Pass SPIL, (ATK)
Preconditioning + bias HAST	BHAST	A2		130°C/85%RH for 96 hours (Pre and Post ATE at R and H)	77, (77)	3, (3)	0F/231, (231)	Pass SPIL, (ATK)
Preconditioning + unbiased HAST/ temperature humidity	UHAST	A3		130°C/85%RH for 96 hours (Pre and Post ATE at R)	77, (77)	3, (3)	0F/231, (231)	Pass SPIL, (ATK)
Preconditioning + temperature cycle	TC	A4		Ta = -55°C to +125°C for 500 cycles (Pre and Post ATE at R and H)	77, (77)	3, (3)	0F/231, (231)	Pass SPIL, (ATK)
High temperature storage life	HTSL	A6		Ta = +150°C for 500 hours (Pre and Post ATE at R and H)	77, (77)	3, (3)	0F/231, (231)	Pass SPIL, (ATK)
Test Group B – Accelerated Lifetime Simulation Tests								
High temperature operating life	HTOL	B1		Ta ≥ 85°C for 1000 hours (Pre and Post ATE at R, C and H)	77	3	0F/231	
Early life failure rate	ELFR	B2		Ta ≥ 85°C for 48 hours (Pre and Post ATE at R and H)	800	3	0F/2400	
NVM endurance, data retention, and operational life	EDR	B3						No NVM memory on device
Test Group C – Package Assembly Integrity Tests								
Wire bond shear	WBS	C1						Not applicable, not a wirebonded package
Wire bond pull strength	WBPS	C2						Not Applicable, not a wirebonded package
Solderability	S	C3						Not a leadframe package

Table 7-1 Qualification plan and results summary (cont.)

Stress test	ABV	Test #	Test method	Test conditions/Pre and Post ATE (Identify temp, RH, and Bias)	Requirements		Results Fails/Total S.S	Comments
					S.S per lot	# LOTS		
Physical dimensions	PD	C4		Package outline drawing	10, (10)	3, (3)	0F/30, (30)	CPK \geq 1.67 SPIL, (ATK)
Solder ball shear	SBS	C5		5 balls each from a minimum of 10 devices, \geq 500g/ball for pad opening 470 μ m	10, (10)	3, (3)	0F/30, (30)	CPK \geq 1.67 SPIL, (ATK)
Lead integrity	LI	C6						Not a leadframe package
Test Group D – Die Fabrication Reliability Tests								
Electromigration	EM	D1						
Time dependent dielectric breakdown	TDDDB	D2						
Hot carrier injection	HCI	D3						
Negative bias temperature instability	NBTI	D4						
Stress migration	SM	D5						
Test Group E – Electrical Verification Tests								
Pre- and post stress electrical test	TEST	E1						
ESD – human body model	HBM	E2		Pass target \pm 1kV with margin (Pre and Post ATE at R and H)	3	1	0F/3	Pass SPIL
ESD – charged device model	CDM	E3		Pass target \pm 150V with margin (Pre and Post ATE at R and H)	3, (3)	1, (1)	0F/3, (3)	Pass SPIL, (ATK)
Latch up	LU	E4		Ta = 115°C, current injection \pm 100 mA, over voltage test at 1.5 \times VDD (Pre and Post ATE at R and H)	6	1	0F/6	Pass SPIL
Electrical distribution	ED	E5						Available for review
Fault grading	FG	E6						Available for review
Characterization	CHAR	E7						Available for review
Electromagnetic compatibility	EMC	E9						Not performed. System level test

Table 7-1 Qualification plan and results summary (cont.)

Stress test	ABV	Test #	Test method	Test conditions/Pre and Post ATE (Identify temp, RH, and Bias)	Requirements		Results Fails/Total S.S	Comments
					S.S per lot	# LOTS		
Short circuit characterization	SC	E10						Not applicable. Not > 12 V or a power device
Soft error rate	SER	E11						Available for review
Test Group F – Defect Screening Tests								
Process average test	PAT	F1						Available for review
Statistical bin/yield analysis	SBA	F2						Available for review

7.2 Device characteristics

Table 7-2 Device characteristics

Category	Definition
Device name	QCS9100
Package type	FCBGA1723+HS
Package body size	25.0 × 25.0 × 2.31 mm
Ball count	1723
Ball composition	SAC405
Fab process	5 nm
Fab sites	Samsung
Assembly sites	SPIL, Taiwan Amkor Technologies Korea (ATK)
Solder ball pitch	0.6 mm

8 Revision history

Bars appearing in the margin (as shown here) indicate where technical changes have occurred for this revision. The following table lists the technical content changes for all revisions.

Revision	Date	Description
AA	May 2024	Initial release
AB	June 2024	<ul style="list-style-type: none">■ Added the following sections:<ul style="list-style-type: none">□ Section 5.1 <i>Carrier</i>□ Section 5.1.1 <i>Tape and reel information</i>□ Section 5.1.2 <i>Matrix tray information</i>
AC	August 2024	<ul style="list-style-type: none">■ <i>QCS9100 functional block diagram and example application</i>: Updated name for SIL-3 PMIC■ Table 1-1 <i>QCS9100 features</i>:<ul style="list-style-type: none">□ Updated CPU frequency to 2.36 GHz□ Updated adreno video processing unit feature■ Chapter 3 <i>Electrical specifications</i>: Added this chapter■ Table 4-4 <i>Device identification details</i>: Added ES sample date and feature id■ Chapter 6 <i>PCB mounting guidelines</i>: Added this chapter■ Chapter 7 <i>Part reliability</i>: Added this chapter
AD	January 2025	Editorial changes made; no technical changes

LEGAL INFORMATION

Your access to and use of this material, along with any documents, software, specifications, reference board files, drawings, diagnostics and other information contained herein (collectively this “Material”), is subject to your (including the corporation or other legal entity you represent, collectively “You” or “Your”) acceptance of the terms and conditions (“Terms of Use”) set forth below. If You do not agree to these Terms of Use, you may not use this Material and shall immediately destroy any copy thereof.

1) Legal Notice.

This Material is being made available to You solely for Your internal use with those products and service offerings of Qualcomm Technologies, Inc. (“Qualcomm Technologies”), its affiliates and/or licensors described in this Material, and shall not be used for any other purposes. If this Material is marked as “Qualcomm Internal Use Only”, no license is granted to You herein, and You must immediately (a) destroy or return this Material to Qualcomm Technologies, and (b) report Your receipt of this Material to qualcomm.support@qti.qualcomm.com. This Material may not be altered, edited, or modified in any way without Qualcomm Technologies’ prior written approval, nor may it be used for any machine learning or artificial intelligence development purpose which results, whether directly or indirectly, in the creation or development of an automated device, program, tool, algorithm, process, methodology, product and/or other output. Unauthorized use or disclosure of this Material or the information contained herein is strictly prohibited, and You agree to indemnify Qualcomm Technologies, its affiliates and licensors for any damages or losses suffered by Qualcomm Technologies, its affiliates and/or licensors for any such unauthorized uses or disclosures of this Material, in whole or part.

Qualcomm Technologies, its affiliates and/or licensors retain all rights and ownership in and to this Material. No license to any trademark, patent, copyright, mask work protection right or any other intellectual property right is either granted or implied by this Material or any information disclosed herein, including, but not limited to, any license to make, use, import or sell any product, service or technology offering embodying any of the information in this Material.

THIS MATERIAL IS BEING PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE. TO THE MAXIMUM EXTENT PERMITTED BY LAW, QUALCOMM TECHNOLOGIES, ITS AFFILIATES AND/OR LICENSORS SPECIFICALLY DISCLAIM ALL WARRANTIES OF TITLE, MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, SATISFACTORY QUALITY, COMPLETENESS OR ACCURACY, AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MOREOVER, NEITHER QUALCOMM TECHNOLOGIES, NOR ANY OF ITS AFFILIATES AND/OR LICENSORS, SHALL BE LIABLE TO YOU OR ANY THIRD PARTY FOR ANY EXPENSES, LOSSES, USE, OR ACTIONS HOWSOEVER INCURRED OR UNDERTAKEN BY YOU IN RELIANCE ON THIS MATERIAL.

Certain product kits, tools and other items referenced in this Material may require You to accept additional terms and conditions before accessing or using those items.

Technical data specified in this Material may be subject to U.S. and other applicable export control laws. Transmission contrary to U.S. and any other applicable law is strictly prohibited.

Nothing in this Material is an offer to sell any of the components or devices referenced herein.

This Material is subject to change without further notification.

In the event of a conflict between these Terms of Use and the *Website Terms of Use* on www.qualcomm.com, the *Qualcomm Privacy Policy* referenced on www.qualcomm.com, or other legal statements or notices found on prior pages of the Material, these Terms of Use will control. In the event of a conflict between these Terms of Use and any other agreement (written or click-through, including, without limitation any non-disclosure agreement) executed by You and Qualcomm Technologies or a Qualcomm Technologies affiliate and/or licensor with respect to Your access to and use of this Material, the other agreement will control.

These Terms of Use shall be governed by and construed and enforced in accordance with the laws of the State of California, excluding the U.N. Convention on International Sale of Goods, without regard to conflict of laws principles. Any dispute, claim or controversy arising out of or relating to these Terms of Use, or the breach or validity hereof, shall be adjudicated only by a court of competent jurisdiction in the county of San Diego, State of California, and You hereby consent to the personal jurisdiction of such courts for that purpose.

2) Trademark and Product Attribution Statements.

Qualcomm is a trademark or registered trademark of Qualcomm Incorporated. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the U.S. and/or elsewhere. The Bluetooth® word mark is a registered trademark owned by Bluetooth SIG, Inc. Other product and brand names referenced in this Material may be trademarks or registered trademarks of their respective owners.

Snapdragon and Qualcomm branded products referenced in this Material are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm patented technologies are licensed by Qualcomm Incorporated.