

Hexagon V60/V61 Instruction Quick Reference

Hexagon™ processor registers

Name	Description
R0-R31	General registers
Rx:Ry	64-bit register pair
Rx.H-Rx.L	Most and least significant halfwords
SP	Stack pointer (R29)
FP	Frame pointer (R30)
LR	Link register (R31)
P0-P3	Predicate registers
LC0-LC1	Loop count
SA0-SA1	Loop start address
M0-M1	Modify registers
CS0-CS1	Circular start registers
USR	User status register
UGP	User general pointer
GP	Global pointer
PC	Program counter
UPCYCLELO	Cycle count register (low)
UPCYCLEHI	Cycle count register (high)
FRAMELIMIT	Frame limit register
FRAMEKEY	Frame key register
PKTCOUNTLO	Packet count register (low)
PKTCOUNTHI	Packet count register (high)
UTIMERLO	Qtimer register (low)
UTIMERHI	Qtimer register (high)

ALU32

ALU32/ALU

Add

Rd=add(Rs,#s16)
Rd=add(Rs,Rt)
Rd=add(Rs,Rt):sat

Logical operations

Rd=and(Rs,#s10)
Rd=and(Rs,Rt)
Rd=and(Rt,~Rs)
Rd=not(Rs)
Rd=or(Rs,#s10)
Rd=or(Rs,Rt)
Rd=or(Rt,~Rs)
Rd=xor(Rs,Rt)

Negate

Rd=neg(Rs)

Nop

ext-nop

nop

Subtract

Rd=sub(#s10,Rs)
Rd=sub(Rt,Rs)
Rd=sub(Rt,Rs):sat

Sign extend

Rd=sxtb(Rs)
Rd=sxth(Rs)

Transfer immediate

Rd=#s16
Rdd=#s8
Rx.[Hl]=#u16

Transfer register

Rd=Rs
Rdd=Rss

Vector add halfwords

Rd=vaddh(Rs,Rt)[:sat]
Rd=vadduh(Rs,Rt):sat

Vector average halfwords

Rd=vavgh(Rs,Rt)
Rd=vavgh(Rs,Rt):rnd
Rd=vnavgh(Rt,Rs)

Vector subtract halfwords

Rd=vsuhb(Rt,Rs)[:sat]
Rd=vsuhb(Rt,Rs):sat

Zero extend

Rd=zxtb(Rs)
Rd=zxth(Rs)

ALU32/PERM

Combine words into doubleword
Rd=combine(Rt.[HL],Rs.[HL])
Rdd=combine(#s8,#S8)
Rdd=combine(#s8,#U6)
Rdd=combine(#s8,Rs)
Rdd=combine(Rs,#s8)
Rdd=combine(Rs,Rt)

Register operands

Symbol	Description
Rs, Rt, Ru	32-bit source
Rd	32-bit destination
Rx	32-bit source/destination
Rss, Rtt, Ruu	64-bit source
Rdd	64-bit destination
Rxx	64-bit source/destination

Constant operands

Symbol	Description
#uN	N-bit unsigned value
#sN	N-bit signed value
#mN	Same as #sN, but minimum value is -(2 ^{(N-1)-1})
#rN	N-bit PC-relative value
#xN:M	Bit field N:M in N-bit value
##	Same as #, but associated value is 32 bits

Instruction packets

Slot 0	Slot 1	Slot 2	Slot 3
LD ST ALU32 MEMOP NV SYSTEM	LD ST ALU32 ALU32	XTYPE ALU32 J JR	XTYPE ALU32 J CR

Mux

Rd=mux(Pu,#s8,#S8)
Rd=mux(Pu,#S8,Rs)
Rd=mux(Pu,Rs,#s8)
Rd=mux(Pu,Rs,Rt)

Shift word by 16

Rd=aslh(Rs)
Rd=asrh(Rs)

Pack high and low halfwords

Rdd=packhl(Rs,Rt)

ALU32/PRED

Conditional add

if ([!]Pu[.new]) Rd=add(Rs,#s8)
if ([!]Pu[.new]) Rd=add(Rs,Rt)

Conditional shift halfword

if ([!]Pu[.new]) Rd=ashl(Rs)
if ([!]Pu[.new]) Rd=ashr(Rs)

Conditional combine

if ([!]Pu[.new]) Rdd=combine(Rs,Rt)

Conditional logical operations

if ([!]Pu[.new]) Rd=and(Rs,Rt)
if ([!]Pu[.new]) Rd=or(Rs,Rt)

Conditional subtract

if ([!]Pu[.new]) Rd=sub(Rt,Rs)

Conditional sign extend

if ([!]Pu[.new]) Rd=sxtb(Rs)
if ([!]Pu[.new]) Rd=sxth(Rs)

Conditional transfer

if ([!]Pu[.new]) Rd=#s12
if ([!]Pu[.new]) Rd=Rs
if ([!]Pu[.new]) Rdd=Rss

Conditional zero extend

if ([!]Pu[.new]) Rd=zxtb(Rs)
if ([!]Pu[.new]) Rd=zxth(Rs)

Compare

Pd=[!]cmp.eq(Rs,#s10)
Pd=[!]cmp.eq(Rs,Rt)
Pd=[!]cmp.gt(Rs,#s10)
Pd=[!]cmp.gt(Rs,Rt)
Pd=[!]cmp.gtu(Rs,#u9)
Pd=[!]cmp.gtu(Rs,Rt)
Pd=cmp.ge(Rs,#s8)
Pd=cmp.geu(Rs,#u8)
Pd=cmp.lt(Rs,Rt)
Pd=cmp.ltu(Rs,Rt)

Compare to general register

Rd=[!]cmp.eq(Rs,#s8)
Rd=[!]cmp.eq(Rs,Rt)

CR

End loop instructions

endloop0
endloop01
endloop1

Corner detection acceleration

Pd=[!]fastcorner9(Ps,Pt)

Qualcomm Hexagon is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its subsidiaries.

Qualcomm and Hexagon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Qualcomm Technologies, Inc.
5775 Morehouse Drive
San Diego, CA 92121
U.S.A.

© 2015, 2016 Qualcomm Technologies, Inc. All rights reserved.

Logical reductions on predicates

Pd=all8(Ps)
Pd=any8(Ps)

Looping instructions

loop0(#r7:2,#U10)
loop0(#r7:2,Rs)
loop1(#r7:2,#U10)
loop1(#r7:2,Rs)

Add to PC

Rd=add(pc,#u6)

Pipelined loop instructions

p3=sp1loop0(#r7:2,#U10)
p3=sp1loop0(#r7:2,Rs)
p3=sp2loop0(#r7:2,#U10)
p3=sp2loop0(#r7:2,Rs)
p3=sp3loop0(#r7:2,#U10)
p3=sp3loop0(#r7:2,Rs)

Logical operations on predicates

Pd=P
Pd=and(Ps, and(Pt,[!P]))
Pd=and(Ps, or(Pt,[!P]))
Pd=and(Pt,[!Ps])
Pd=not(Ps)
Pd=or(Ps, and(Pt,[!P]))
Pd=or(Ps, or(Pt,[!P]))
Pd=or(Pt,[!Ps])
Pd=xor(Ps,Pt)

User control register transfer

Cd=R
Cdd=Rss
Rd=Cs
Rdd=Css

JR

Call subroutine from register

callr Rs
if ([!]Pu) callr Rs

Hint an indirect jump address

hintjr(Rs)

Jump to address from register

if ([!]Pu) jumpr Rs
if ([!]Pu[.new]) jumpr:<hint> Rs
jumpr Rs

J

Call subroutine

call #r22:2
if ([!]Pu) call #r15:2

Compare and jump

p[01]=cmp.eq(Rs,-1); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.eq(Rs,#U5); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.eq(Rs,Rt); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.gt(Rs,-1); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.gt(Rs,#U5); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.gt(Rs,Rt); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.gtu(Rs,#U5); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=cmp.gtu(Rs,Rt); if ([!]p[01].new)
jump:<hint> #r9:2
p[01]=tstbit(Rs,#0); if ([!]p[01].new)
jump:<hint> #r9:2

Jump to address

if ([!]Pu) jump #r15:2
if ([!]Pu) jump:<hint> #r15:2
jump #r22:2

Jump to address conditioned on new predicate

if ([!]Pu[new]) jump:<hint> #r15:2

Jump to address condition on register value

if (Rs!=#0) jump:nt #r13:2
if (Rs!=#0) jump: t #r13:2
if (Rs<=#0) jump:nt #r13:2
if (Rs<=#0) jump: t #r13:2
if (Rs==#0) jump:nt #r13:2
if (Rs==#0) jump: t #r13:2
if (Rs>=#0) jump:nt #r13:2
if (Rs>=#0) jump: t #r13:2

Transfer and jump

Rd=#U6 ; jump #r9:2
Rd=Rs ; jump #r9:2

LD

Load doubleword

Rdd=memd(Re=#U6)
Rdd=memd(Rs+#s11:3)
Rdd=memd(Rs+Rt<<#u2)
Rdd=memd(Rt<<#u2+#U6)
Rdd=memd(Rx+++#s4:3)
Rdd=memd(Rx+++#s4:3:circ(Mu))
Rdd=memd(Rx++I:circ(Mu))
Rdd=memd(Rx++Mu)
Rdd=memd(Rx++Mu:brev)
Rdd=memd(gp+#u16:3)

Load doubleword conditionally

if ([!]Pt[.new]) Rdd=memd(#u6)
if ([!]Pt[.new]) Rdd=memd(Rs+#u6:3)
if ([!]Pt[.new]) Rdd=memd(Rx+++#s4:3)
if ([!]Pv[.new]) Rdd=memd(Rs+Rt<<#u2)

Load byte

Rd=memb(Re=#U6)
Rd=memb(Rs+#s11:0)
Rd=memb(Rs+Rt<<#u2)
Rd=memb(Rt<<#u2+#U6)
Rd=memb(Rx+++#s4:0)
Rd=memb(Rx+++#s4:0:circ(Mu))
Rd=memb(Rx++I:circ(Mu))
Rd=memb(Rx++Mu)
Rd=memb(Rx++Mu:brev)
Rd=memb(gp+#u16:0)

Load byte conditionally

if ([!]Pt[.new]) Rd=memb(#u6)
if ([!]Pt[.new]) Rd=memb(Rs+#u6:0)
if ([!]Pt[.new]) Rd=memb(Rx+++#s4:0)
if ([!]Pv[.new]) Rd=memb(Rs+Rt<<#u2)

Load byte into shifted vector

Ryy=memb_fifo(Re=#U6)
Ryy=memb_fifo(Rs)
Ryy=memb_fifo(Rs+#s11:0)
Ryy=memb_fifo(Rt<<#u2+#U6)
Ryy=memb_fifo(Rx+++#s4:0)
Ryy=memb_fifo(Rx+++#s4:0:circ(Mu))
Ryy=memb_fifo(Rx++I:circ(Mu))
Ryy=memb_fifo(Rx++Mu)
Ryy=memb_fifo(Rx++Mu:brev)

Load half into shifted vector

Ryy=membh_fifo(Re=#U6)
Ryy=membh_fifo(Rs)
Ryy=membh_fifo(Rs+#s11:1)
Ryy=membh_fifo(Rt<<#u2+#U6)
Ryy=membh_fifo(Rx+++#s4:1)
Ryy=membh_fifo(Rx+++#s4:1:circ(Mu))
Ryy=membh_fifo(Rx++I:circ(Mu))
Ryy=membh_fifo(Rx++Mu)
Ryy=membh_fifo(Rx++Mu:brev)

Load halfword

Rd=memh(Re=#U6)
Rd=memh(Rs+#s11:1)
Rd=memh(Rs+Rt<<#u2)
Rd=memh(Rt<<#u2+#U6)
Rd=memh(Rx+++#s4:1)
Rd=memh(Rx+++#s4:1:circ(Mu))
Rd=memh(Rx++I:circ(Mu))
Rd=memh(Rx++Mu)
Rd=memh(Rx++Mu:brev)
Rd=membh(gp+#u16:1)

Load halfword conditionally

if ([!]Pt[.new]) Rd=membh(#u6)
if ([!]Pt[.new]) Rd=membh(Rs+#u6:1)
if ([!]Pt[.new]) Rd=membh(Rx+++#s4:1)
if ([!]Pv[.new]) Rd=membh(Rs+Rt<<#u2)

Load unsigned byte

Rd=memub(Re=#U6)
Rd=memub(Rs+#s11:0)
Rd=memub(Rs+Rt<<#u2)
Rd=memub(Rt<<#u2+#U6)
Rd=memub(Rx+++#s4:0)
Rd=memub(Rx+++#s4:0:circ(Mu))
Rd=memub(Rx++I:circ(Mu))
Rd=memub(Rx++Mu)
Rd=memub(Rx++Mu:brev)

Load unsigned byte conditionally

if ([!]Pt[.new]) Rd=memub(#u6)
if ([!]Pt[.new]) Rd=memub(Rs+#u6:0)
if ([!]Pt[.new]) Rd=memub(Rx+++#s4:0)
if ([!]Pv[.new]) Rd=memub(Rs+Rt<<#u2)

Load unsigned halfword

memh(Rs+#u6:0)=clrbit(#U5)
memh(Rs+#u6:0)=setbit(#U5)

memh(Rs+#u6:0)[+-]=#U5
memh(Rs+#u6:0)[+-|&]=Rt

Operation on memory halfword

memh(Rs+#u6:1)=clrbit(#U5)

memh(Rs+#u6:1)=setbit(#U5)

memh(Rs+#u6:1)[+-]=#U5

memh(Rs+#u6:1)[+-|&]=Rt

Operation on memory word

memw(Rs+#u6:2)=clrbit(#U5)

memw(Rs+#u6:2)=setbit(#U5)

memw(Rs+#u6:2)[+-]=#U5

memw(Rs+#u6:2)[+-|&]=Rt

Load unsigned halfword

Rd=memuh(Re=#U6)
Rd=memuh(Rs+#s11:1)
Rd=memuh(Rs+Rt<<#u2)
Rd=memuh(Rt<<#u2+#U6)
Rd=memuh(Rx+++#s4:1:circ(Mu))
Rd=memuh(Rx++I:circ(Mu))
Rd=memuh(Rx++Mu)
Rd=memuh(Rx++Mu:brev)
Rd=memuh(gp+#u16:1)

Load unsigned halfword conditionally

if ([!]Pt[.new]) Rd=memuh(#u6)
if ([!]Pt[.new]) Rd=memuh(Rs+#u6:1)
if ([!]Pt[.new]) Rd=memuh(Rx+++#s4:1:circ(Mu))
if ([!]Pv[.new]) Rd=memuh(Rs+Rt<<#u2)

Load word

Rd=memw(Re=#U6)
Rd=memw(Rs+#s11:2)
Rd=memw(Rs+Rt<<#u2)
Rd=memw(Rt<<#u2+#U6)
Rd=memw(Rx+++#s4:2)
Rd=memw(Rx+++#s4:2:circ(Mu))
Rd=memw(Rx++I:circ(Mu))
Rd=memw(Rx++Mu)
Rd=memw(Rx++Mu:brev)
Rd=memw(gp+#u16:2)

Load word conditionally

if ([!]Pt[.new]) Rd=memw(#u6)
if ([!]Pt[.new]) Rd=memw(Rs+#u6:2)
if ([!]Pt[.new]) Rd=memw(Rx+++#s4:2:circ(Mu))
if ([!]Pv[.new]) Rd=memw(Rs+Rt<<#u2)

Deallocate stack frame

deallocframe

Deallocate frame and return

dealloc_return

if ([!]Ps) dealloc_return

if ([!]Ps[new]) dealloc_return:nt

if ([!]Ps[new]) dealloc_return:t

Load and unpack bytes to halfwords

Rd=membh(Re=#U6)
Rd=membh(Rs)
Rd=membh(Rs+#s11:1)
Rd=membh(Rt<<#u2+#U6)
Rd=membh(Rx+++#s4:1)
Rd=membh(Rx+++#s4:1:circ(Mu))
Rd=membh(Rx++I:circ(Mu))
Rd=membh(Rx++Mu)
Rd=memuh(Re=#U6)
Rd=memuh(Rs+#s11:1)
Rd=memuh(Rt<<#u2+#U6)
Rd=memuh(Rx+++#s4:1)
Rd=memuh(Rx+++#s4:1:circ(Mu))
Rd=memuh(Rx++I:circ(Mu))
Rd=memuh(Rx++Mu)
Rd=memuh(Rx++Mu:brev)

Rdd=membh(Rs+#s11:2)
Rdd=membh(Rt<<#u2+#U6)
Rdd=membh(Rx+++#s4:2)
Rdd=membh(Rx+++#s4:2:circ(Mu))
Rdd=membh(Rx++I:circ(Mu))
Rdd=memuh(Rs+#s11:2)
Rdd=memuh(Rt<<#u2+#U6)
Rdd=memuh(Rx+++#s4:2)
Rdd=memuh(Rx+++#s4:2:circ(Mu))
Rdd=memuh(Rx++I:circ(Mu))

Rdd=memuh(Rs+#s11:2)
Rdd=memuh(Rt<<#u2+#U6)
Rdd=memuh(Rx+++#s4:2)
Rdd=memuh(Rx+++#s4:2:circ(Mu))
Rdd=memuh(Rx++I:circ(Mu))
Rdd=memuh(Rx++Mu)
Rdd=memuh(Rx++Mu:brev)

Rdd=memb(Rs+#s11:2)
Rdd=memb(Rt<<#u2+#U6)
Rdd=memb(Rx+++#s4:2)
Rdd=memb(Rx+++#s4:2:circ(Mu))
Rdd=memuh(Rs+#s11:2)
Rdd=memuh(Rt<<#u2+#U6)
Rdd=memuh(Rx+++#s4:2)
Rdd=memuh(Rx+++#s4:2:circ(Mu))
Rdd=memuh(Rx++I:circ(Mu))

Rdd=memuh(Rs+#s11:2)
Rdd=memuh(Rt<<#u2+#U6)
Rdd=memuh(Rx+++#s4:2)
Rdd=memuh(Rx+++#s4:2:circ(Mu))
Rdd=memuh(Rx++I:circ(Mu))
Rdd=memuh(Rx++Mu)
Rdd=memuh(Rx++Mu:brev)

NV

NV/J

Jump to address condition on new register value

if ([!]cmp.eq(Ns.new,#-1)) jump:<hint>
#r9:2
if ([!]cmp.eq(Ns.new,#U5)) jump:<hint>
#r9:2
if ([!]cmp.eq(Ns.new,Rt)) jump:<hint>
#r9:2
if ([!]cmp.gt(Ns.new,#-1)) jump:<hint>
#r9:2
if ([!]cmp.gt(Ns.new,U5)) jump:<hint>
#r9:2
if ([!]cmp.gt(Ns.new,Rt)) jump:<hint>
#r9:2
if ([!]tstbit(Ns.new,#0)) jump:<hint>
#r9:2

NV/ST

Store new-value byte

memb(Re=#U6)=Nt.new
memb(Rs+#s11:0)=Nt.new
memb(Rs+Ru<<#u2)=Nt.new
memb(Ru<<#u2+#U6)=Nt.new
memb(Rx+++#s4:0)=Nt.new
memb(Rx++I:circ(Mu))=Nt.new
memb(Rx++Mu)=Nt.new
memb(Rx++Mu:brev)=Nt.new
memb(gp+#u16:0)=Nt.new

Store new-value byte conditionally

if ([!]Pv[.new]) memb(#u6)=Nt.new
if ([!]Pv[.new]) memb(Rs+#u6:0)=Nt.new

if ([!]Pv[.new]) memb(Rs+Ru<<#u2)=Nt.new
if ([!]Pv[.new]) memb(Rt<<#u2)=Nt.new
if ([!]Pv[.new]) memb(Rx+++#s4:1)=Nt.new

Store new-value halfword

memh(Re=#U6)=Nt.new
memh(Rs+#s11:1)=Nt.new
memh(Rs+Ru<<#u2)=Nt.new
memh(Ru<<#u2+#U6)=Nt.new
memh(Rx+++#s4:1)=Nt.new
memh(Rx++I:circ(Mu))=Nt.new
memh(Rx++Mu)=Nt.new
memh(Rx++Mu:brev)=Nt.new
memh(gp+#u16:1)=Nt.new

Store new-value halfword conditionally

if ([!]Pv[.new]) memh(#u6)=Nt.new
if ([!]Pv[.new]) memh(Rs+#u6:1)=Nt.new

if ([!]Pv[.new]) memh(Rs+Ru<<#u2)=Nt.new
if ([!]Pv[.new]) memh(Rt<<#u2)=Nt.new
if ([!]Pv[.new]) memh(Rx+++#s4:1)=Nt.new

Store new-value word

memw(Re=#U6)=Nt.new
memw(Rs+#s11:2)=Nt.new
memw(Rs+Ru<<#u2)=Nt.new
memw(Ru<<#u2+#U6)=Nt.new
memw(Rx+++#s4:2)=Nt.new
memw(Rx++I:circ(Mu))=Nt.new
memw(Rx++Mu)=Nt.new
memw(Rx++Mu:brev)=Nt.new
memw(gp+#u16:2)=Nt.new

Store new-value word conditionally

if ([!]Pv[.new]) memw(#u6)=Nt.new
if ([!]Pv[.new]) memw(Rs+#u6:2)=Nt.new

if ([!]Pv[.new]) memw(Rs+Ru<<#u2)=Nt.new
if ([!]Pv[.new]) memw(Rt<<#u2)=Nt.new
if ([!]Pv[.new]) memw(Rx+++#s4:2)=Nt.new

ST

Store doubleword

```

memd(Re=#U6)=Rtt
memd(Rs+#s11:3)=Rtt
memd(Rs+Ru<#u2)=Rtt
memd(Ru<#u2+U6)=Rtt
memd(Rx++#s4:3)=Rtt
memd(Rx++#s4:3:circ(Mu))=Rtt
memd(Rx++I:circ(Mu))=Rtt
memd(Rx++Mu)=Rtt
memd(Rx++Mu:brev)=Rtt
memd(gp+#u16:3)=Rtt

```

Store doubleword conditionally

```

if (!]Pv[.new]) memd(#u6)=Rtt
if (!]Pv[.new]) memd(Rs+#u6:3)=Rtt
if (!]Pv[.new]) memd(Rs+Ru<#u2)=Rtt
if (!]Pv[.new]) memd(Rx++#s4:3)=Rtt

```

Store byte

```

memb(Re=#U6)=Rt
memb(Rs+#s11:0)=Rt
memb(Rs+#u6:0)=#S8
memb(Rs+Ru<#u2)=Rt
memb(Ru<#u2+U6)=Rt
memb(Rx++#s4:0)=Rt
memb(Rx++#s4:0:circ(Mu))=Rt
memb(Rx++I:circ(Mu))=Rt
memb(Rx++Mu)=Rt
memb(Rx++Mu:brev)=Rt
memb(gp+#u16:0)=Rt

```

Store byte conditionally

```

if (!]Pv[.new]) memb(#u6)=Rt
if (!]Pv[.new]) memb(Rs+#u6:0)=#S6
if (!]Pv[.new]) memb(Rs+Ru<#u2)=Rt
if (!]Pv[.new]) memb(Rx++#s4:0)=Rt

```

Store halfword

```

memh(Re=#U6)=Rt.H
memh(Re=#U6)=Rt
memh(Rs+#s11:1)=Rt.H
memh(Rs+#s11:1)=Rt
memh(Rs+#u6:1)=#S8
memh(Rs+Ru<#u2)=Rt.H
memh(Rs+Ru<#u2)=Rt
memh(Ru<#u2+U6)=Rt.H
memh(Rx++#u2+U6)=Rt
memh(Rx++#s4:1)=Rt.H
memh(Rx++#s4:1)=Rt
memh(Rx++#s4:1:circ(Mu))=Rt.H
memh(Rx++#s4:1:circ(Mu))=Rt
memh(Rx++I:circ(Mu))=Rt.H
memh(Rx++Mu)=Rt
memh(Rx++Mu)=Rt.H
memh(Rx++Mu:brev)=Rt.H
memh(Rx++Mu:brev)=Rt
memh(gp+#u16:1)=Rt.H
memh(gp+#u16:1)=Rt

```

Store halfword conditionally

```

if (!]Pv[.new]) memh(#u6)=Rt.H
if (!]Pv[.new]) memh(#u6)=Rt
if (!]Pv[.new]) memh(Rs+#u6:1)=#S6
if (!]Pv[.new]) memh(Rs+Ru<#u2)=Rt.H
if (!]Pv[.new]) memh(Rs+Ru<#u2)=Rt
if (!]Pv[.new])
    memh(Rs+Ru<#u2)=Rt.H
if (!]Pv[.new]) memh(Rs+Ru<#u2)=Rt
if (!]Pv[.new]) memh(Rx++#s4:1)=Rt.H
if (!]Pv[.new]) memh(Rx++#s4:1)=Rt

```

Store word

```

memw(Re=#U6)=Rt
memw(Rs+#s11:2)=Rt
memw(Rs+#u6:2)=#S8
memw(Rs+Ru<#u2)=Rt
memw(Ru<#u2+U6)=Rt
memw(Rx++#u2)=Rt
memw(Rx++#s4:2:circ(Mu))=Rt
memw(Rx++I:circ(Mu))=Rt
memw(Rx++Mu)=Rt
memw(Rx++Mu:brev)=Rt
memw(gp+#u16:2)=Rt

```

Store word conditionally

```

if (!]Pv[.new]) memw(#u6)=Rt
if (!]Pv[.new]) memw(Rs+#u6:2)=#S6
if (!]Pv[.new]) memw(Rs+Ru<#u2)=Rt
if (!]Pv[.new]) memw(Rs+Ru<#u2)=Rt
if (!]Pv[.new]) memw(Rx++#s4:2)=Rt

```

Allocate stack frame

```
allocframe(#u11:3)
```

SYSTEM

SYSTEM/USER

Load locked

```

Rd=memw_locked(Rs)
Rdd=memd_locked(Rs)

```

Store conditional

```

memd_locked(Rs,Pd)=Rtt
memw_locked(Rs,Pd)=Rt

```

Zero a cache line

```
dzeroa(Rs)
```

Memory barrier

```
barrier
```

Breakpoint

```
brkpt
```

Data cache prefetch

```
dcfetch(Rs)
dcfetch(Rs+#u11:3)
```

Data cache maintenance user operations

```
dcleana(Rs)
dcleaninv(Rs)
dcinva(Rs)
```

Instruction cache maintenance user operations

```
icinva(Rs)
```

Instruction synchronization

```
isync
```

L2 cache prefetch

```
l2fetch(Rs,Rt)
l2fetch(Rs,Rtt)
```

Pause

```
pause(#u8)
```

Memory thread synchronization

```
syncht
```

Send value to ETM trace

```
trace(Rs)
```

Trap

```
trap0(#u8)
trap1(#u8)
```

XTYPE

XTYPE/ALU

Absolute value doubleword

```
Rdd=abs(Rss)
```

Absolute value word

```
Rd=abs(Rs)[:sat]
```

Add and accumulate

```

Rd=add(Rs,add(Ru,#s6))
Rd=add(Rs,sub(#s6,Ru))
Rx+=add(Rs,#s8)
Rx+=add(Rs,Rt)
Rx+=add(Rs,#s8)
Rx+=add(Rs,Rt)

```

Add doublewords

```

Rd=add(Rs,Rt):sat:deprecated
Rdd=add(Rs,Rtt)
Rdd=add(Rs,Rtt)
Rdd=add(Rss,Rtt):raw:hi
Rdd=add(Rss,Rtt):raw:lo
Rdd=add(Rss,Rtt):sat

```

Add halfword

```

Rd=add(Rt,L,Rs,[HL]):[:sat]
Rd=add(Rt,[HL],Rs,[HL]):[:sat]:<<16

```

Add or subtract doublewords with carry

```

Rdd=add(Rss,Rtt,Px):carry
Rdd=sub(Rss,Rtt,Px):carry

```

Logical doublewords

```

Rdd=and(Rss,Rtt)
Rdd=and(Rtt,~Rss)
Rdd=not(Rss)
Rdd=or(Rss,Rtt)
Rdd=or(Rtt,~Rss)
Rdd=xor(Rss,Rtt)

```

Logical-logical doublewords

```
Rxx^=xor(Rss,Rtt)
```

Logical-logical words

```

Rx=or(Ru, and(Rx, #s10))
Rx[&|^]=and(Rs,Rt)
Rx[&|^]=and(Rs,~Rt)
Rx[&|^]=or(Rs,Rt)
Rx[&|^]=xor(Rs,Rt)
Rx|=and(Rs,#s10)
Rx|=or(Rs, #s10)

```

Maximum words

```

Rd=max(Rs,Rt)
Rd=maxu(Rs,Rt)

```

Maximum doublewords

```

Rdd=max(Rss,Rtt)
Rdd=maxu(Rss,Rtt)

```

Minimum words

```

Rd=min(Rt,Rs)
Rd=minu(Rt,Rs)

```

Minimum doublewords

```

Rdd=min(Rtt,Rss)
Rdd=minu(Rtt,Rss)

```

Modulo wrap

```
Rd=modwrap(Rs,Rt)
```

Negate

```
Rd=neg(Rs):sat
```

```
Rdd=neg(Rss)
```

Round

```

Rd=round(Rs,#u5)
Rd=round(Rs,Rt)
Rd=round(Rs,#u5)[:sat]
Rd=round(Rs,Rt)[:sat]
Rd=round(Rss):sat

```

Subtract doublewords

```

Rd=sub(Rt,Rs):sat:deprecated
Rdd=sub(Rtt,Rss)

```

Subtract and accumulate words

```
Rx+=sub(Rt,Rs)
```

Subtract halfword

```

Rd=sub(Rt,L,Rs,[HL]):[:sat]
Rd=sub(Rt,[HL],Rs,[HL]):[:sat]:<<16

```

Sign extend word to doubleword

```
Rdd=sxtw(Rs)
```

Vector absolute value halfwords

```
Rdd=vabsh(Rss)
```

```
Rdd=vabsh(Rss):sat
```

Vector absolute value words

```
Rdd=vabsbw(Rss)
```

```
Rdd=vabsbw(Rss):sat
```

Vector absolute difference bytes

```
Rdd=vabsdiffb(Rtt,Rss)
```

```
Rdd=vabsdiffb(Rtt,Rss)
```

Vector absolute difference halfwords

```
Rdd=vabsdiffh(Rtt,Rss)
```

Vector absolute difference words

```
Rdd=vabsdiffw(Rtt,Rss)
```

Vector add compare and select maximum bytes

```
Rdd=vabsdiffw(Rtt,Rss)
```

Vector add compare and select maximum halfwords

```
Rxx,Pe=vacsh(Rss,Rtt)
```

Vector add halfwords

```
Rdd=vaddh(Rss,Rtt)[:sat]
```

```
Rdd=vadduh(Rss,Rtt)[:sat]
```

Vector add halfwords with saturate and pack to unsigned bytes

```
Rd=vaddhub(Rss,Rtt):sat
```

Vector add unsigned bytes

```
Rdd=vraddub(Rss,Rtt)
```

```
Rxx+=vraddub(Rss,Rtt)
```

Vector reduce add unsigned halfwords

```
Rd=vraddh(Rss,Rtt)
```

```
Rd=vradduh(Rss,Rtt)
```

Vector add bytes

```
Rdd=vaddb(Rss,Rtt)
```

```
Rdd=vaddub(Rss,Rtt)[:sat]
```

Vector add words

```
Rdd=vaddw(Rss,Rtt)[:sat]
```

Vector average halfwords

```

Rdd=vavgh(Rss,Rtt)
Rdd=vavgh(Rss,Rtt):crnd
Rdd=vavgh(Rss,Rtt):rnd
Rdd=vavguh(Rss,Rtt)
Rdd=vavguh(Rss,Rtt):rnd
Rdd=vnavgh(Rtt,Rss)
Rdd=vnavgh(Rtt,Rss):crnd:sat
Rdd=vnavgh(Rtt,Rss):rnd:sat

```

Vector average unsigned bytes

```

Rdd=vavgub(Rss,Rtt)
Rdd=vavgub(Rss,Rtt):rnd

```

Vector average words

```

Rdd=vavgw(Rss,Rtt):rnd
Rdd=vavgw(Rss,Rtt):rnd
Rdd=vavgw(Rtt,Rss)
Rdd=vavgw(Rtt,Rss):rnd:sat

```

Vector conditional negate

```

Rdd=vcnegh(Rss,Rt)
Rxx+=vcnegh(Rss,Rt)

```

Vector maximum bytes

```

Rdd=vmaxb(Rtt,Rss)
Rdd=vmaxub(Rtt,Rss)

```

Vector reduce maximum halfwords

```

Rxx=vrmaxh(Rss,Ru)
Rxx=vrmaxuh(Rss,Ru)

```

Vector reduce maximum words

```

Rxx=vrmaxuw(Rss,Ru)
Rxx=vrmaxwx(Rss,Ru)

```

Vector maximum words

```

Rdd=vmaxuw(Rtt,Rss)
Rdd=vmaxuh(Rtt,Rss)

```

Vector minimum bytes

```

Rdd,veminub(Rtt,Rss)
Rdd,vminb(Rtt,Rss)
Rdd,vminub(Rtt,Rss)

```

Vector reduce minimum halfwords

```

Rxx=vrminhw(Rss,Ru)
Rxx=vrminuh(Rss,Ru)

```

Vector reduce minimum words

```

Rxx=vrminuw(Rss,Ru)
Rxx=vrminw(Rss,Ru)

```

Vector sum of absolute differences unsigned bytes

```

Rdd=vrsadub(Rss,Rtt)
Rxx+=vrsadub(Rss,Rtt)

```

Vector subtract halfwords

```

Rdd=vsubb(Rtt,Rss):sat
Rdd=vsuhub(Rtt,Rss):sat

```

Vector subtract words

```
Rdd=vsuhub(Rtt,Rss):sat
```

XTYPE/BIT

Count leading

```
Rd=add(clb(Rs),#s6)
```

```
Rd=add(clb(Rss),#s6)
```

Count population

```
Rd=popcount(Rss)
```

Count trailing

```
Rd=ct0(Rs)
```

```
Rd=ct0(Rss)
```

```
Rd=ct1(Rs)
```

```
Rd=ct1(Rss)
```

```
Rd=clb(Rs)
```

```
Rd=clb(Rss)
```

```
Rd=normamt(Rs)
```

```
Rd=normamt(Rss)
```

Extract bitfield	Vector reduce complex multiply real or imaginary	Floating point fused multiply-add for library routines	Multiply and use upper result
Rd=extract(Rs,#u5,#U5) Rd=extract(Rs,Rtt) Rd=extractu(Rs,#u5,#U5) Rd=extractu(Rs,Rtt) Rdd=extract(Rs,#u6,#U6) Rdd=extract(Rs,Rtt) Rdd=extractu(Rss,#u6,#U6) Rdd=extractu(Rss,Rtt)	Rdd=vrcmpyi(Rss,Rtt) Rdd=vrcmpyi(Rss,Rtt*) Rdd=vrcmpyr(Rss,Rtt) Rdd=vrcmpyr(Rss,Rtt*) Rxx+=vrcmpyi(Rss,Rtt) Rxx+=vrcmpyr(Rss,Rtt) Rxx+=vrcmpyr(Rss,Rtt*)	Rx+=sfmpy(Rs,Rt):lib Rx-=sfmpy(Rs,Rt):lib	Rd=mpy(Rs,Rt,H):<<1:rnd:sat Rd=mpy(Rs,Rt,H):<<1:sat
Insert bitfield	Vector reduce complex multiply by scalar	Create floating-point constant	Rd=mpy(Rs,Rt,L):<<1:rnd:sat Rd=mpy(Rs,Rt,L):<<1:sat
Rx=insert(Rs,#u5,#U5) Rx=insert(Rs,Rtt) Rxx=insert(Rss,#u6,#U6) Rxx=insert(Rss,Rtt)	Rdd=vrcmpys(Rss,Rt):<<1:sat Rdd=vrcmpys(Rss,Rtt):<<1:sat:raw:hi Rdd=vrcmpys(Rss,Rtt):<<1:sat:raw:lo Rxx+=vrcmpys(Rss,Rt):<<1:sat Rxx+=vrcmpys(Rss,Rtt):<<1:sat:raw:hi Rxx+=vrcmpys(Rss,Rtt):<<1:sat:raw:lo	Rd=sfmake(#u10):neg Rd=sfmake(#u10):pos Rdd=dfmake(#u10):neg Rdd=dfmake(#u10):pos	Rd=mpy(Rs,Rt):<<1 Rd=mpy(Rs,Rt):<<1:sat Rd=mpy(Rs,Rt):rnd Rd=mphysu(Rs,Rt) Rd=mpyu(Rs,Rt) Rx+=mpy(Rs,Rt):<<1:sat Rx-=mpy(Rs,Rt):<<1:sat
Interleave/deinterleave	Vector reduce complex multiply by scalar with round and pack	Floating point maximum	Multiply and use full result
Rdd=deinterleave(Rss) Rdd=interleave(Rss)	Rd=vrcmpys(Rss,Rt):<<1:rnd:sat Rd=vrcmpys(Rss,Rtt):<<1:rnd:sat:raw:hi Rd=vrcmpys(Rss,Rtt):<<1:rnd:sat:raw:lo	Rd=sfmax(Rs,Rt)	Rdd=mpy(Rs,Rt) Rdd=mpy(Rs,Rt)
Linear feedback-shift iteration	Vector reduce complex multiply by scalar	Floating point minimum	Rxx[+]=mpy(Rs,Rt) Rxx[-]=mpy(Rs,Rt)
Rdd=lfs(Rss,Rtt)	Rdd=vrcrotate(Rss,Rt,#u2) Rxx+=vrcrotate(Rss,Rt,#u2)	Floating point multiply	Vector dual multiply
Masked parity	XTYPE/FP	Rd=sfmpy(Rs,Rt)	Rdd=vdmpy(Rss,Rtt):<<1:sat Rdd=vdmpy(Rss,Rtt):sat
Rd=parity(Rs,Rt) Rd=parity(Rss,Rtt)	Floating point reciprocal approximation	Rxx+=vdmpy(Rss,Rtt):<<1:sat Rxx+=vdmpy(Rss,Rtt):sat	Vector dual multiply with round and pack
Bit reverse	Vector reduce complex rotate	Rd=sfsub(Rs,Rt)	Rd=vdmpy(Rss,Rtt)[<<1]:rnd:sat
Rd=brev(Rs) Rdd=brev(Rss)	Rdd=vrcrotate(Rss,Rt,#u2)	Floating point subtraction	Vector reduce multiply bytes
Set/clear/toggle bit	Classify floating-point value	Rd=sfsub(Rs,Rt)	Rdd=vrmpybsu(Rss,Rtt) Rdd=vrmpybu(Rss,Rtt) Rxx+=vrmpybsu(Rss,Rtt) Rxx+=vrmpybu(Rss,Rtt)
Rd=clrbit(Rs,#u5) Rd=clrbit(Rs,Rt) Rd=setbit(Rs,#u5) Rd=setbit(Rs,Rt) Rd=togglebit(Rs,#u5) Rd=togglebit(Rs,Rt)	Pd=dfclass(Rss,#u5) Pd=sfclass(Rs,#u5)	XTYPE/MPY	Vector dual multiply signed by unsigned bytes
Split bitfield	Compare floating-point value	Multiply and use lower result	Rdd=vdmpybsu(Rss,Rtt):sat Rxx+=vdmpybsu(Rss,Rtt):sat
Rdd=bitsplit(Rs,#u5) Rdd=bitsplit(Rs,Rt)	Pd=dfcmp.eq(Rss,Rtt) Pd=dfcmp.ge(Rss,Rtt) Pd=dfcmp.gt(Rss,Rtt) Pd=dfcmp.uo(Rss,Rtt) Pd=sfcmp.eq(Rs,Rt) Pd=sfcmp.ge(Rs,Rt) Pd=sfcmp.gt(Rs,Rt) Pd=sfcmp.uo(Rs,Rt)	Rd=+mpyi(Rs,#u8) Rd=-mpyi(Rs,#u8) Rd=add(#u6,mpyi(Rs,#U6)) Rd=add(#u6,mpyi(Rs,Rt)) Rd=add(Ru,mpyi(#u6:2,Rs)) Rd=add(Ru,mpyi(Rs,#u6)) Rd=mpyi(Rs,m#9) Rd=mpyi(Rs,Rt) Rd=mpyu(Rs,Rt) Rx+=mpyi(Rs,#u8) Rx+=mpyi(Rs,Rt) Rx-=mpyi(Rs,#u8) Ry=add(Ru,mpyi(Ry,Rs))	Vector multiply word by signed half (32x16)
Table index	Convert floating-point value to other format	Vector multiply word by signed halfword (32x16)	Rdd=vmpyeh(Rss,Rtt):<<1:sat Rdd=vmpyeh(Rss,Rtt):sat Rxx+=vmpyeh(Rss,Rtt):<<1:sat Rxx+=vmpyeh(Rss,Rtt):<<1:sat Rxx+=vmpyeh(Rss,Rtt):sat
Rx=tableidxb(Rs,#u4,#S6):raw Rx=tableidxb(Rs,#u4,#U5) Rx=tableidxd(Rs,#u4,#S6):raw Rx=tableidxd(Rs,#u4,#U5) Rx=tableidhx(Rs,#u4,#S6):raw Rx=tableidhx(Rs,#u4,#U5) Rx=tableidwx(Rs,#u4,#S6):raw Rx=tableidwx(Rs,#u4,#U5)	Rd=convert_df2sf(Rss) Rdd=convert_sf2df(Rs)	Convert floating-point value to integer	Vector multiply even halfwords
XTYPE/COMPLEX	Convert integer to floating-point value	Rd=convert_d2sf(Rss) Rd=convert_ud2sf(Rs) Rd=convert_uw2sf(Rs) Rd=convert_w2sf(Rs) Rdd=convert_d2df(Rss) Rdd=convert_ud2df(Rss) Rdd=convert_uw2df(Rs) Rdd=convert_w2df(Rs)	Rdd=vmpyeh(Rss,Rtt):<<1:sat Rdd=vmpyeh(Rss,Rtt):sat Rxx+=vmpyeh(Rss,Rtt):<<1:sat Rxx+=vmpyeh(Rss,Rtt):<<1:sat Rxx+=vmpyeh(Rss,Rtt):sat
Complex add/sub halfwords	Convert floating-point value to integer	Multiply signed halfwords	Vector multiply halfwords
Rdd=vxaddsubh(Rss,Rtt):rnd:>>1:sat Rdd=vxaddsubh(Rss,Rtt):sat Rdd=vxsuabdh(Rss,Rtt):rnd:>>1:sat Rdd=vxsuabdh(Rss,Rtt):sat	Rd=convert_df2uw(Rss) Rd=convert_df2uw(Rss):chop Rd=convert_df2w(Rss):chop Rd=convert_sf2uw(Rs) Rd=convert_sf2uw(Rs):chop Rd=convert_sf2w(Rs) Rd=convert_sf2w(Rs):chop	Rd=mpy(Rs,[H].Rt,[H]):<<1[:rnd]:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=vmpyweuh(Rss,Rtt):<<1:sat Rxx+=vmpywouh(Rss,Rtt):<<1:sat Rxx+=vmpywouh(Rss,Rtt):<<1:sat	Rdd=vmpyeh(Rs,Rt):<<1:sat Rxx+=vmpyeh(Rs,Rt):<<1:sat Rxx+=vmpyeh(Rs,Rt):<<1:sat Rxx+=vmpyeh(Rs,Rt):<<1:sat
Complex add/sub words	Convert floating-point value to other format	Vector multiply word by unsigned half (32x16)	Vector multiply halfwords, signed by unsigned
Rdd=vxaddsubw(Rss,Rtt):sat Rdd=vxsuabdw(Rss,Rtt):sat	Rd=convert_d2sf(Rss) Rd=convert_ud2sf(Rs) Rd=convert_uw2sf(Rs) Rd=convert_w2sf(Rs) Rdd=convert_d2df(Rss) Rdd=convert_ud2df(Rss) Rdd=convert_uw2df(Rs) Rdd=convert_w2df(Rs)	Rd=vmpyweuh(Rss,Rtt):<<1:rnd:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=vmpyweuh(Rss,Rtt):<<1:rnd:sat Rxx+=vmpywouh(Rss,Rtt):<<1:rnd:sat Rxx+=vmpywouh(Rss,Rtt):<<1:rnd:sat	Rdd=vmpyhsu(Rs,Rt):<<1:sat Rxx+=vmpyhsu(Rs,Rt):<<1:sat Vector reduce multiply halfwords
Complex multiply	Convert floating-point value to integer	Multiply signed halfwords	Rdd=vrmpyhsu(Rss,Rtt) Rxx+=vrmpyhsu(Rss,Rtt)
Rdd=cmpy(Rs,Rt)[<<1]:sat Rdd=cmpy(Rs,Rt*)[<<1]:sat Rxx+=cmpy(Rs,Rt)[<<1]:sat Rxx+=cmpy(Rs,Rt*)[<<1]:sat Rxx-=cmpy(Rs,Rt)[<<1]:sat Rxx-=cmpy(Rs,Rt*)[<<1]:sat	Rd=convert_df2uw(Rss) Rd=convert_df2uw(Rss):chop Rd=convert_df2w(Rss):chop Rd=convert_sf2uw(Rs) Rd=convert_sf2uw(Rs):chop Rd=convert_sf2w(Rs) Rd=convert_sf2w(Rs):chop	Rd=mpy(Rs,[H].Rt,[H]):<<1[:rnd]:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat	Rdd=vrmpyhsu(Rss,Rtt) Rxx+=vrmpyhsu(Rss,Rtt)
Complex multiply real or imaginary	Convert floating-point value to integer	Multiply unsigned halfwords	Vector multiply bytes
Rdd=cmpyi(Rs,Rt) Rdd=cmpyr(Rs,Rt) Rxx+=cmpyi(Rs,Rt) Rxx+=cmpyr(Rs,Rt)	Rd=convert_df2uw(Rss) Rd=convert_df2uw(Rss):chop Rd=convert_df2w(Rss):chop Rd=convert_sf2uw(Rs) Rd=convert_sf2uw(Rs):chop Rd=convert_sf2w(Rs) Rd=convert_sf2w(Rs):chop	Rd=mpy(Rs,[H].Rt,[H]):<<1[:rnd]:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat	Rdd=vmpyhsu(Rs,Rt) Rdd=vmpybu(Rs,Rt) Rxx+=vmpybsu(Rs,Rt) Rxx+=vmpybu(Rs,Rt)
Complex multiply with round and pack	Convert floating-point value to other format	Vector multiply word by unsigned halfword (32x16)	Vector polynomial multiply halfwords
Rd=cmpy(Rs,Rt)[<<1:rnd:sat Rd=cmpy(Rs,Rt*)[<<1:rnd:sat	Rd=convert_d2sf(Rss) Rd=convert_ud2sf(Rs) Rd=convert_uw2sf(Rs) Rd=convert_w2sf(Rs) Rdd=convert_d2df(Rss) Rdd=convert_ud2df(Rss) Rdd=convert_uw2df(Rs) Rdd=convert_w2df(Rs)	Rd=vmpyweuh(Rss,Rtt):<<1:rnd:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=vmpyweuh(Rss,Rtt):<<1:rnd:sat Rxx+=vmpywouh(Rss,Rtt):<<1:rnd:sat Rxx+=vmpywouh(Rss,Rtt):<<1:rnd:sat	Rdd=vpmpyh(Rs,Rt) Rxx+=vpmpyh(Rs,Rt)
Complex multiply 32x16	Convert floating-point value to integer	Multiply unsigned halfwords	Vector multiply perm
Rd=cmpyiw(Rss,Rt):<<1:rnd:sat Rd=cmpyiw(Rss,Rtt):<<1:rnd:sat Rd=cmpywh(Rss,Rt):<<1:rnd:sat Rd=cmpywh(Rss,Rtt):<<1:rnd:sat	Rd=convert_df2uw(Rss) Rd=convert_df2uw(Rss):chop Rd=convert_df2w(Rss):chop Rd=convert_sf2uw(Rs) Rd=convert_sf2uw(Rs):chop Rd=convert_sf2w(Rs) Rd=convert_sf2w(Rs):chop	Rd=mpy(Rs,[H].Rt,[H]):<<1[:rnd]:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat	CABAC decode bin Rdd=decbin(Rss,Rtt)
Vector complex multiply real or imaginary	Convert floating-point value to other format	Vector multiply word by signed half (32x16)	CABAC encode bin Rdd=encbin(Rss,Rtt,Pu)
Rdd=vcmpyi(Rss,Rtt)[<<1]:sat Rdd=vcmpyr(Rss,Rtt)[<<1]:sat Rxx+=vcmpyi(Rss,Rtt):sat Rxx+=vcmpyr(Rss,Rtt):sat	Rd=sfixupd(Rs,Rt) Rd=sfixupn(Rs,Rt) Rd=sfixupr(Rs,Rt)	Rd=mpy(Rs,[H].Rt,[H]):<<1[:rnd]:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpyweuh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rdd=vmpywouh(Rss,Rtt):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat Rxx+=mpy(Rs,[H].Rt,[H]):<<1:sat	Saturate Rd=sat(Rss) Rd=satb(Rs) Rd=sath(Rs) Rd=satub(Rs) Rd=satuh(Rs)
Vector complex conjugate	Floating point fused multiply-add	Polynomial multiply words	Swizzle bytes Rd=swiz(Rs)
Rdd=vconj(Rss):sat	Rx+=sfmpy(Rs,Rt) Rx-=sfmpy(Rs,Rt)	Rdd=pmpyw(Rs,Rt) Rxx^=pmpyw(Rs,Rt)	Vector align Rdd=valignb(Rtt,Rss,#u3) Rdd=valignb(Rtt,Rss,Pu)
Vector complex rotate	Floating point fused multiply-add with scaling	Vector reduce multiply word by signed half (32x16)	Vector round and pack
Rdd=vcrotate(Rss,Rt)	Rx+=sfmpy(Rs,Rt,Pu):scale	Rdd=vrmpyweh(Rss,Rtt):<<1 Rdd=vrmpywh(Rss,Rtt):<<1 Rxx+=vrmpyweh(Rss,Rtt):<<1 Rxx+=vrmpywh(Rss,Rtt):<<1	Rd=vrndwh(Rss) Rd=vrndwh(Rss):sat

Vector saturate and pack	Vector compare bytes	Shift by register and logical
Rd=vsathb(Rs) Rd=vsathb(Rss) Rd=vsatuhb(Rs) Rd=vsatuhb(Rss) Rd=vsatwh(Rs) Rd=vsatwuh(Rss)	Pd=vcmgb.eq(Rss,#u8) Pd=vcmgb.eq(Rss,Rtt) Pd=vcmgb.gt(Rss,#s8) Pd=vcmgb.gt(Rss,Rtt) Pd=vcmgb.gtu(Rss,#u7) Pd=vcmgb.gtu(Rss,Rtt)	Rx[&]=asl(Rs,Rt) Rx[&]=asr(Rs,Rt) Rx[&]=lsl(Rs,Rt) Rx[&]=lsr(Rs,Rt) Rxx[&]=asl(Rss,Rt) Rxx[&]=asr(Rss,Rt) Rxx[&]=lsl(Rss,Rt) Rxx[&]=lsr(Rss,Rt)
Vector saturate without pack	Vector compare words	Shift by register with saturation
Rdd=vsathb(Rss) Rdd=vsatuhb(Rss) Rdd=vsatwh(Rss) Rdd=vsatwuh(Rss)	Pd=vcmgw.eq(Rss,#s8) Pd=vcmgw.eq(Rss,Rtt) Pd=vcmgw.gt(Rss,#s8) Pd=vcmgw.gt(Rss,Rtt) Pd=vcmgw.gtu(Rss,#u7) Pd=vcmgw.gtu(Rss,Rtt)	Rd=asl(Rs,Rt):sat Rd=asr(Rs,Rt):sat
Vector shuffle	Viterbi pack even and odd predicate bits	Vector shift halfwords by immediate
Rdd=shuffleb(Rs,Rtt) Rdd=shuffeh(Rss,Rtt) Rdd=shuffob(Rtt,Rss) Rdd=shuffoh(Rtt,Rss)	Rd=vtipack(Ps,Pt)	Rdd=vaslh(Rss,#u4) Rdd=vasrh(Rss,#u4) Rdd=vlshr(Rss,#u4)
Vector splat bytes	Vector mux	Vector arithmetic shift halfwords with round
Rd=vsplatb(Rs) Rdd=vsplatb(Rs)	Rdd=vmux(Pu,Rss,Rtt)	Rdd=vasrh(Rss,#u4):raw Rdd=vasrh(Rss,#u4):rnd
Vector splat halfwords	XTYPE/SHIFT	Vector arithmetic shift halfwords with saturate and pack
Rdd=vsplath(Rs)	Shift by immediate	Rd=varshub(Rss,#u4):raw Rd=varshub(Rss,#u4):rnd:sat Rd=varshub(Rss,#u4):sat
Vector splice	Shift by immediate and accumulate	Vector shift halfwords by register
Rdd=vspliceb(Rss,Rtt,#u3) Rdd=vspliceb(Rss,Rtt,Pu)	Rx=add(#u8,asl(Rx,#U5)) Rx=add(#u8,lsr(Rx,#U5)) Rx=sub(#u8,asl(Rx,#U5)) Rx=sub(#u8,lsr(Rx,#U5)) Rx[+-]=asl(Rs,#u5) Rx[+-]=asr(Rs,#u5) Rx[+-]=lsl(Rs,#u5) Rx[+-]=rol(Rs,#u5) Rxx[+-]=asl(Rss,#u6) Rxx[+-]=asr(Rss,#u6) Rxx[+-]=lsl(Rss,#u6) Rxx[+-]=rol(Rss,#u6)	Rdd=vaslh(Rss,Rt) Rdd=vasrh(Rss,Rt) Rdd=vlshr(Rss,Rt) Rdd=vlshr(Rss,Rt)
Vector sign extend	Shift by immediate and add	Vector shift words by immediate
Rdd=vsxtbh(Rs) Rdd=vsxthw(Rs)	Rd=addasl(Rt,Rs,#u3)	Rdd=vaslw(Rss,#u5) Rdd=vasrw(Rss,#u5) Rdd=vlslw(Rss,Rt) Rdd=vlswr(Rss,Rt)
Vector truncate	Shift by immediate and logical	Vector shift words by register
Rd=vtrunehb(Rss) Rd=vtrunohb(Rss) Rdd=vtrunehb(Rss,Rtt) Rdd=vtrunewh(Rss,Rtt) Rdd=vtrunohb(Rss,Rtt) Rdd=vtrunowh(Rss,Rtt)	Rx=and(#u8,asl(Rx,#U5)) Rx=and(#u8,lsr(Rx,#U5)) Rx=or(#u8,asl(Rx,#U5)) Rx=or(#u8,lsr(Rx,#U5)) Rx[&]=asl(Rs,#u5) Rx[&]=asr(Rs,#u5) Rx[&]=lsl(Rs,#u5) Rx[&]=rol(Rs,#u5) Rxx[&]=asl(Rss,#u6) Rxx[&]=asr(Rss,#u6) Rxx[&]=lsl(Rss,#u6) Rxx[&]=rol(Rss,#u6)	Rdd=vasrw(Rss,#u5) Rd=vasrw(Rss,Rt)
Vector zero extend	Shift right by immediate with rounding	Vector shift words with truncate and pack
Rdd=vzxtbh(Rs) Rdd=vzxtbw(Rs)	Rd=addasl(Rt,Rs,#u3)	Rd=vasrw(Rss,#u5)
XTYPE/PRED	Shift by immediate and logical	Rd=vasrw(Rss,Rt)
Bounds check	Shift left by immediate with saturation	
Pd=boundscheck(Rs,Rtt) Pd=boundscheck(Rss,Rtt):raw:hi Pd=boundscheck(Rss,Rtt):raw:lo	Rd=asr(Rs,#u5):sat	
Compare byte	Shift by register	
Pd=cmbp.eq(Rs,#u8) Pd=cmbp.eq(Rs,Rt) Pd=cmbp.gt(Rs,#s8) Pd=cmbp.gt(Rs,Rt) Pd=cmbp.gtu(Rs,#u7) Pd=cmbp.gtu(Rs,Rt)	Rd=asl(Rs,Rt) Rd=asr(Rs,Rt) Rd=lsl(#s6,Rt) Rd=lsr(Rs,Rt) Rdd=asl(Rss,Rt) Rdd=asr(Rss,Rt)	
Compare half	Shift by register and accumulate	
Pd=cmpfh.eq(Rs,#s8) Pd=cmpfh.eq(Rs,Rt) Pd=cmpfh.gt(Rs,#s8) Pd=cmpfh.gt(Rs,Rt) Pd=cmpfh.gtu(Rs,#u7) Pd=cmpfh.gtu(Rs,Rt)	Rx[+-]=asl(Rs,Rt) Rx[+-]=asr(Rs,Rt) Rx[+-]=lsl(Rs,Rt) Rx[+-]=rol(Rs,Rt) Rxx[+-]=asl(Rss,Rt) Rxx[+-]=asr(Rss,Rt) Rxx[+-]=lsl(Rss,Rt) Rxx[+-]=rol(Rss,Rt)	
Compare doublewords	Shift right by immediate with rounding	
Pd=cmp.eq(Rss,Rtt) Pd=cmp.gt(Rss,Rtt) Pd=cmp.gtu(Rss,Rtt)	Rd=asr(Rs,#u5):sat	
Compare bit mask	Shift left by immediate with saturation	
Pd=[!]bitsclr(Rs,#u6) Pd=[!]bitsclr(Rs,Rt) Pd=[!]bitsset(Rs,Rt)	Rd=asl(Rs,#u5)	
Mask generate from predicate	Shift by register	
Rdd=mask(Pt)	Rd=asl(Rs,Rt)	
Check for TLB match	Shift by register and logical	
Pd=tlbmatch(Rss,Rt)	Rd=asr(Rs,Rt)	
Predicate transfer	Rd=lsl(#s6,Rt)	
Pd=Rs Rd=Ps	Rd=lsr(Rs,Rt)	
Test bit	Rdd=asl(Rss,Rt)	
Pd=[!]tstbit(Rs,#u5) Pd=[!]tstbit(Rs,Rt)	Rdd=asr(Rss,Rt)	
Vector compare halfwords	Rdd=asl(Rss,Rt)	
Pd=vcmph.eq(Rss,#s8) Pd=vcmph.eq(Rss,Rtt) Pd=vcmph.gt(Rss,#s8) Pd=vcmph.gt(Rss,Rtt) Pd=vcmph.gtu(Rss,#u7) Pd=vcmph.gtu(Rss,Rtt)	Rd=asl(Rs,Rt)	
Vector compare bytes for any match	Shift by register and accumulate	
Pd=any8(vcmgb.eq(Rss,Rtt))	Rx[+-]=asl(Rs,Rt) Rx[+-]=asr(Rs,Rt) Rx[+-]=lsl(Rs,Rt) Rx[+-]=rol(Rs,Rt) Rxx[+-]=asl(Rss,Rt) Rxx[+-]=asr(Rss,Rt) Rxx[+-]=lsl(Rss,Rt) Rxx[+-]=rol(Rss,Rt)	