

Hexagon V60 HVX Instruction Quick Reference

Hexagon™ processor register operands

Symbol	Description
Vs, Vu, Vv	Vector source (512- or 1024-bit)
Vd	Vector destination
Vx	Vector source/destination
Vuu, Vvv	Vector pair source (1024- or 2048-bit)
Vdd	Vector pair destination
Vxx	Vector pair source/destination
Rs, Rt, Ru	Register source (32-bit)
Rd	Register destination
Rx	Register source/destination
Pv	Predicate register
Mu	Modify register
OsN.new	Result value from operation in same packet
Qs, Qt, Qu, Qv	Vector predicate register source (512-bit)
Qd	Vector predicate register destination
Qx	Vector predicate register source/destination

Slot/resource/latency summary

Insn	variation	core slot usage				HGX resources					Early Sources
		3	2	1	0	ld	mpy	mpy	shift	xlane	
ALU	no R; 1*vec									any	
	no R; 2*vec									either pair	
	Rt; 1*vec	either								either	
	Rtt										
Abs-diff	1*vec	either								either	
	2*vec	either									
	by 8b; 1*vec	either								either	
Multiply	by 8b; 2*vec	either									
	by 16b	either									
Cross-lane	1*vec		any								
	2*vec		any								
Shift or count	1*vec		any								
	aligned			either						any	
load	aligned;.tmp			either							
	aligned;.cur			either						any	
	unaligned										
store	aligned									any	
	aligned;.new										
	unaligned										
histogram			any								
	extract										

Constant operands

Symbol	Description
#uN	N-bit unsigned value
#sN	N-bit signed value

HGX

HGX/ALU-DOUBLE-RESOURCE

Predicate operations

Qd4=and(Qs4,[!]Qt4)
Qd4=or(Qs4,[!]Qt4)
Qd4=xor(Qs4,Qt4)

Combine

Vdd=vcombine(Vu,Vv)
if ([!]Ps) Vdd=vcombine(Vu,Vv)

In-lane shuffle

Vdd.b=vshuffoe(Vu.b,Vv.b)
Vdd.h=vshuffoe(Vu.h,Vv.h)

Swap

Vdd=vswap(Qt4,Vu,Vv)

Sign/Zero extension

Vdd.h=vsxt(Vu.b)
Vdd.ub=vsxt(Vu.ub)
Vdd.uh=vzxt(Vu.uh)
Vdd.w=vsxt(Vu.h)
Vdd.b=vshftb(Vu)
Vdd.w=vsxth(Vu)
Vdd=vzxb(Vu)
Vdd=vzxth(Vu)

Arithmetic

Vdd.b=vadd(Vu.b,Vv.b)
Vdd.b=vsub(Vu.b,Vv.b)
Vdd.h=vadd(Vu.h,Vv.h)[:sat]
Vdd.h=vsub(Vu.h,Vv.h)[:sat]
Vdd.ub=vadd(Vu.ub,Vv.ub):sat
Vdd.ub=vsub(Vu.ub,Vv.ub):sat
Vdd.uh=vadd(Vu.uh,Vv.uh):sat
Vdd.uh=vsub(Vu.uh,Vv.uh):sat
Vdd.w=vadd(Vu.w,Vv.w)[:sat]
Vdd.w=vsub(Vu.w,Vv.w)[:sat]

HGX/ALU-RESOURCE

Predicate operations

Qd4=not(Qs4)

Min/max

Vd.h=vmax(Vu.h,Vv.h)
Vd.h=vmin(Vu.h,Vv.h)
Vd.ub=vmax(Vu.ub,Vv.ub)
Vd.ub=vmin(Vu.ub,Vv.ub)
Vd.uh=vmax(Vu.uh,Vv.uh)
Vd.uh=vmin(Vu.uh,Vv.uh)
Vd.w=vmax(Vu.w,Vv.w)
Vd.w=vmin(Vu.w,Vv.w)

Absolute value

Vd.h=vabs(Vu.h)[:sat]

Vd.w=vabs(Vu.w)[:sat]

Arithmetic

Vd.b=vadd(Vu.b,Vv.b)
Vd.b=vsub(Vu.b,Vv.b)
Vd.h=vadd(Vu.h,Vv.h)[:sat]
Vd.h=vsub(Vu.h,Vv.h)[:sat]
Vd.ub=vadd(Vu.ub,Vv.ub):sat
Vd.ub=vsub(Vu.ub,Vv.ub):sat
Vd.uh=vadd(Vu.uh,Vv.uh):sat
Vd.uh=vsub(Vu.uh,Vv.uh):sat
Vd.w=vadd(Vu.w,Vv.w)[:sat]
Vd.w=vsub(Vu.w,Vv.w)[:sat]

Logical operators

Vd=vand(Vu,Vv)
Vd=vnot(Vu)
Vd=vor(Vu,Vv)
Vd=vxor(Vu,Vv)

Copy

Vd=Vu
if ([!]Ps) Vd=Vu

Vd=bnavg(Vu.ub,Vv.ub)
Vd.h=bavg(Vu.h,Vv.h):rnd
Vd.h=vavg(Vu.h,Vv.h)
Vd.ub=bavg(Vu.ub,Vv.ub):rnd
Vd.uh=vavg(Vu.uh,Vv.uh):rnd
Vd.w=bavg(Vu.w,Vv.w):rnd
Vd.w=vavg(Vu.w,Vv.w)

Average

Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.h,Vv.h)
Qx4[8]=vcmp.eq(Vu.ub,Vv.ub)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)

Compare vectors

Qd4=vcmp.eq(Vu.b,Vv.b)
Qd4=vcmp.eq(Vu.h,Vv.h)
Qd4=vcmp.eq(Vu.ub,Vv.ub)
Qd4=vcmp.eq(Vu.uh,Vv.uh)
Qd4=vcmp.eq(Vu.w,Vv.w)
Qd4=vcmp.eq(Vu.uw,Vv.uw)
Qd4=vcmp.gt(Vu.b,Vv.b)
Qd4=vcmp.gt(Vu.uh,Vv.uh)
Qd4=vcmp.gt(Vu.w,Vv.w)
Qd4=vcmp.gt(Vu.uw,Vv.uw)
Qd4=vcmp.gt(Vu.b,Vv.b)
Qd4=vcmp.gt(Vu.uh,Vv.uh)
Qd4=vcmp.gt(Vu.w,Vv.w)
Qd4=vcmp.gt(Vu.uw,Vv.uw)
Qd4=vcmp.gt(Vu.b,Vv.b)
Qd4=vcmp.gt(Vu.uh,Vv.uh)
Qd4=vcmp.gt(Vu.w,Vv.w)
Qd4=vcmp.gt(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.h,Vv.h)
Qx4[8]=vcmp.eq(Vu.ub,Vv.ub)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4[8]=vcmp.eq(Vu.b,Vv.b)
Qx4[8]=vcmp.eq(Vu.uh,Vv.uh)
Qx4[8]=vcmp.eq(Vu.w,Vv.w)
Qx4[8]=vcmp.eq(Vu.uw,Vv.uw)
Qx4^=vcmp.eq(Vu.b,Vv.b)
Qx4^=vcmp.eq(Vu.h,Vv.h)
Qx4^=vcmp.eq(Vu.ub,Vv.ub)
Qx4^=vcmp.eq(Vu.uh,Vv.uh)
Qx4^=vcmp.eq(Vu.w,Vv.w)
Qx4^=vcmp.eq(Vu.uw,Vv.uw)
Qx4^=vcmp.eq(Vu.b,Vv.b)
Qx4^=vcmp.eq(Vu.uh,Vv.uh)
Qx4^=vcmp.eq(Vu.w,Vv.w)
Qx4^=vcmp.eq(Vu.uw,Vv.uw)
Qx4^=vcmp.eq(Vu.b,Vv.b)
Qx4^=vcmp.eq(Vu.uh,Vv.uh)
Qx4^=vcmp.eq(Vu.w,Vv.w)
Qx4^=vcmp.eq(Vu.uw,Vv.uw)
Qx4^=vcmp.eq(Vu.b,Vv.b)
Qx4^=vcmp.eq(Vu.uh,Vv.uh)
Qx4^=vcmp.eq(Vu.w,Vv.w)
Qx4^=vcmp.eq(Vu.uw,Vv.uw)

Qualcomm Hexagon is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its subsidiaries.

Qualcomm and Hexagon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Qualcomm Technologies, Inc.
5775 Morehouse Drive
San Diego, CA 92121
U.S.A.

© 2015, 2016 Qualcomm Technologies, Inc. All rights reserved.

Conditional accumulate
if ([!]Qv4) Vx.b[+]=Vu.b
if ([!]Qv4) Vx.h[+]=Vu.h
if ([!]Qv4) Vx.w[+]=Vu.w

Mux select

Vd=vmux(Qt4,Vu,Vv)

Saturation

Vd.h=vsat(Vu.w,Vv.w)
Vd.ub=vsat(Vu.h,Vv.h)
In-lane shuffle
Vd.b=vshuffle(Vu.b,Vv.b)
Vd.b=vshuffo(Vu.b,Vv.b)
Vd.h=vshuffle(Vu.h,Vv.h)
Vd.h=vshuffo(Vu.h,Vv.h)

HVX/DEBUG

Extract vector element

Rd.w=vextract(Vu,Rs)
Rd=vextract(Vu,Rs)

HVX/LOAD

Load - aligned

Vd=vmem(Rt)
Vd=vmem(Rt):nt
Vd=vmem(Rt+#\$4)
Vd=vmem(Rt+#\$4):nt
Vd=vmem(Rx++#\$3)
Vd=vmem(Rx++#\$3):nt
Vd=vmem(Rx++Mu)
Vd=vmem(Rx++Mu):nt

Load - immediate use

Vd.cur=vmem(Rt+#\$4)
Vd.cur=vmem(Rt+#\$4):nt
Vd.cur=vmem(Rx++#\$3)
Vd.cur=vmem(Rx++#\$3):nt
Vd.cur=vmem(Rx++Mu)
Vd.cur=vmem(Rx++Mu):nt

Load - temporary immediate use

Vd.tmp=vmem(Rt+#\$4)
Vd.tmp=vmem(Rt+#\$4):nt
Vd.tmp=vmem(Rx++#\$3)
Vd.tmp=vmem(Rx++#\$3):nt
Vd.tmp=vmem(Rx++Mu)
Vd.tmp=vmem(Rx++Mu):nt

Load - unaligned

Vd=vmemu(Rt)
Vd=vmemu(Rt+#\$4)
Vd=vmemu(Rx++#\$3)
Vd=vmemu(Rx++Mu)

HVX/MPY-DOUBLE-RESOURCE

Arithmetic widening

Vdd.h=vadd(Vu.ub,Vv.ub)
Vdd.h=vsub(Vu.ub,Vv.ub)
Vdd.w=vadd(Vu.uh,Vv.h)
Vdd.w=vadd(Vu.uh,Vv.uh)
Vdd.w=vsub(Vu.h,Vv.h)
Vdd.w=vsub(Vu.uh,Vv.uh)

Multiply with 2-wide reduction

Vd.w=vdmpy(Vu.h,Rt.h):sat
Vd.w=vdmpy(Vu.h,Rt.uh):sat
Vd.w=vdmpy(Vu.h,Rt.h):sat
Vd.w=vdmpy(Vu.h,Rt.uh,#1):sat
Vdd.h=vdmpy(Vu.ub,Rt.b)
Vdd.w=vdmpy(Vu.h,Rt.b)
Vx.w+=vdmpy(Vu.h,Rt.h):sat
Vx.w+=vdmpy(Vu.h,Rt.uh):sat
Vx.h+=vdmpy(Vu.ub,Rt.b)
Vxx.w+=vdmpy(Vu.h,Rt.b)

Multiply-add

Vdd.h=vmpa(Vuu.ub,Rt.b)
Vdd.h=vmpa(Vuu.ub,Vvv.b)
Vdd.h=vmpa(Vuu.ub,Vvv.uh)
Vdd.w=vmpa(Vuu.h,Rt.b)
Vxx.h+=vmpa(Vuu.ub,Rt.b)
Vxx.w+=vmpa(Vuu.h,Rt.b)

Multiply - vector by scalar

Vd.h=vmpy(Vu.h,Rt.h):<1:rnd:sat
Vd.h=vmpy(Vu.h,Rt.h):<1:sat
Vdd.h=vmpy(Vu.ub,Rt.b)
Vdd.uh=vmpy(Vu.ub,Rt.uh)
Vdd.uw=vmpy(Vu.h,Rt.h)
Vxx.h+=vmpy(Vu.ub,Rt.b)
Vxx.uh+=vmpy(Vu.ub,Rt.uh)
Vxx.uw+=vmpy(Vu.h,Rt.uh)
Vxx.w+=vmpy(Vu.h,Rt.h):sat

Multiply - vector by vector

Vd.h=vmpy(Vu.h,Vv.h):<<1:rnd:sat
Vdd.h=vmpy(Vu.ub,Vv.b)
Vdd.h=vmpy(Vu.ub,Vv.b)
Vdd.uh=vmpy(Vu.ub,Vv.ub)
Vdd.uw=vmpy(Vu.uh,Vv.uh)
Vdd.w=vmpy(Vu.h,Vv.h)
Vdd.w=vmpy(Vu.h,Vv.uh)
Vxx.h+=vmpy(Vu.ub,Vv.b)
Vxx.h+=vmpy(Vu.ub,Vv.b)
Vxx.uh+=vmpy(Vu.ub,Vv.ub)
Vxx.uw+=vmpy(Vu.uh,Vv.ub)
Vxx.w+=vmpy(Vu.h,Vv.h)
Vxx.w+=vmpy(Vu.h,Vv.uh)

Integer multiply - vector by vector

Vd.h=vmpyi(Vu.h,Vv.h)
Vx.h+=vmpyi(Vu.h,Vv.h)

Integer Multiply (32x16)

Vd.w=vmpye(Vu.w,Vv.uh)
Vd.w=vmpyo(Vu.w,Vv.h)
Vx.w+=vmpye(Vu.w,Vv.h)
Vx.w+=vmpyo(Vu.w,Vv.uh)

Integer multiply accumulate

even/odd

Vd.w=vmpyi(Vu.w,Rt.h)
Vx.w+=vmpyi(Vu.w,Rt.h)

Multiply (32x16)

Vd.w=vmpye(Vu.w,Vv.uh)
Vd.w=vmpyo(Vu.w,Vv.h):<<1[:rnd]:sat
Vx.w+=vmpyo(Vu.w,Vv.h):<<1[:rnd]:sat:
shift

Multiply bytes with 4-wide reduction - vector by scalar

Vdd.uw=vrmpy(Vuu.ub,Rt.uh,#u1)
Vdd.uw=vrmpy(Vuu.ub,Rt.b,#u1)
Vxx.uw+=vrmpy(Vuu.ub,Rt.uh,#u1)
Vxx.uw+=vrmpy(Vuu.ub,Rt.b,#u1)

Multiply accumulate with 4-wide reduction - vector by vector

Vx.uw+=vrmpy(Vu.ub,Vv.ub)
Vx.w+=vrmpy(Vu.b,Vv.b)
Vx.w+=vrmpy(Vu.ub,Vv.b)

Multiply with 3-wide reduction

Vdd.h=vttmpy(Vuu.ub,Rt.b)
Vdd.h=vttmpy(Vuu.ub,Rt.b)
Vdd.w=vttmpy(Vuu.h,Rt.b)
Vxx.h+=vttmpy(Vuu.h,Rt.b)
Vxx.w+=vttmpy(Vuu.h,Rt.b)

Sum of reduction of absolute differences halfwords

Vdd.uw=vdsad(Vuu.uh,Rt.uh)
Vxx.uw+=vdsad(Vuu.uh,Rt.uh)

Sum of absolute differences byte

Vdd.uw=vsasd(Vuu.ub,Rt.uh,#u1)
Vxx.uw+=vsasd(Vuu.ub,Rt.uh,#u1)

HVX/MPY-RESOURCE

Multiply with 2-wide reduction

Vd.h=vdmpy(Vu.ub,Rt.b)
Vd.w=vdmpy(Vu.h,Rt.b)
Vd.w=vdmpy(Vu.h,Rt.uh)
Vdd.h=vdmpy(Vu.ub,Rt.b)
Vdd.w=vdmpy(Vu.h,Rt.b)

Integer multiply - even by odd

Vd.w=vmpyie(Vu.h,Vv.h)

Integer multiply even/odd

Vd.h=vmpyi(Vu.h,Rt.b)
Vd.w=vmpyi(Vu.w,Rt.b)
Vx.h+=vmpyi(Vu.h,Rt.b)
Vx.w+=vmpyi(Vu.w,Rt.b)

Multiply bytes with 4-wide reduction - vector by scalar

Vd.uw=vrmpy(Vu.ub,Rt.uh)
Vd.uw=vrmpy(Vu.ub,Rt.b)
Vx.uw+=vrmpy(Vu.ub,Rt.uh)
Vx.uw+=vrmpy(Vu.ub,Rt.b)

Multiply with 4-wide reduction - vector by vector

Vd.uw=vrmpy(Vu.ub,Vv.ub)

Vd.w=vrmpy(Vu.b,Vv.b)

Vd.w=vrmpy(Vu.ub,Vv.b)

Splat word from scalar

Vd=vsplat(Rt)

Vector to predicate transfer

Qd4=vand(Vu,Rt)

Qx4|=vand(Vu,Rt)

Predicate to vector transfer

Vd.v=vlsr(Vu.w,Vv.w)
Vx|=vand(Q4,Rt)

Absolute value of difference

Vd.ub=vabsdiff(Vu.ub,Vv.ub)
Vd.uh=vabsdiff(Vu.h,Vv.h)
Vd.uw=vabsdiff(Vu.uh,Vv.uh)
Vd.w=vabsdiff(Vu.w,Vv.w)

Insert element

Vx.w=vinsert(Rt)

HVX/MULTICYCLE

Histogram

vhist
vhist(Qv4)

HVX/PERMUTE-RESOURCE

Byte alignment

Vd=valign(Vu,Vv,#u3)
Vd=valign(Vu,Vv,Rt)
Vd=vlalign(Vu,Vv,#u3)
Vd=vlalign(Vu,Vv,Rt)
Vd=vror(Vu,Rt)

General permute network

Vd=vdelta(Vu,Vv)
Vd=vrdelta(Vu,Vv)

Shuffle - Deal

Vd.b=vdeal(Vu.b)
Vd.b=vdale(Vu.b,Vv.b)
Vd.b=vshuff(Vu.b)
Vd.h=vdeal(Vu.h)
Vd.h=vshuff(Vu.h)

Vector in-lane lookup table

Vd.b=vlut32(Vu.b,Vv.b,Rt)

Pack

Vd.b=vpack(Vu.h,Vv.h):sat
Vd.b=vpachte(Vu.h,Vv.h)
Vd.b=vpacko(Vu.h,Vv.h)
Vd.h=vpack(Vu,Vv,W):sat
Vd.h=vpachte(Vu,Vv,W)
Vd.h=vpacko(Vu,Vv,W)

Set predicate

Qd4=vsetq(Rt)

HVX/PERMUTE-SHIFT-RESOURCE

Vector in-lane lookup table

Vdd.h=vlut16(Vu.b,Vv.h,Rt)
Vx.bl=vlut32(Vu.b,Vv.b,Rt)
Vxx.h|=vlut16(Vu.b,Vv.h,Rt)

Vector shuffle and deal cross-lane

Vdd=vdeal(Vu,Vv,Rt)
Vdd=vshuff(Vu,Vv,Rt)
vdeal(Vu,Vv,Rt)
vshuff(Vu,Vv,Rt)
vtrans2x2(Vy,Vx,Rt)

Unpack

Vdd.h=vunpack(Vu.b)
Vdd.ub=vunpack(Vu.ub)
Vdd.uw=vunpack(Vu.uh)
Vdd.w=vunpack(Vu.h)
Vxx.h|=vunpacko(Vu.b)
Vxx.w|=vunpacko(Vu.h)

HVX/SHIFT-RESOURCE

Narrowing Shift

Vd.b=varsl(Vu,Vv,H,Rt):rnd:sat
Vd.h=varsl(Vu,w,Vv,w,Rt):rnd:sat
Vd.h=varsl(Vu,w,Vv,w,Rt)[::sat]
Vd.ub=varsl(Vu,h,Vv,h,Rt)[::rnd]:sat
Vd.uh=varsl(Vu,w,Vv,w,Rt)[::rnd]:sat

Shift and add

Vx.w+=vasl(Vu,w,Rt)
Vx.w+=vasr(Vu,w,Rt)

Shift

Vd.b=varsl(Vu,Vv,H,Rt):rnd:sat
Vd.h=varsl(Vu,h,Vv,h)
Vd.h=varsl(Vu,h,Vv,h)
Vd.h=varsl(Vu,Vv,H,Rt):rnd:sat
Vd.h=varsl(Vu,w,Vv,w,Rt)[::sat]
Vd.h=varsr(Vu,w,Vv,w,Rt)[::sat]
Vd.ub=varsr(Vu,h,Vv,h,Rt)[::rnd]:sat
Vd.uh=varsr(Vu,w,Vv,w,Rt)[::rnd]:sat
Vd.uh=vlsr(Vu,h,Rt)
Vd.uw=vlsr(Vu,uw,Rt)
Vd.ub=vasl(Vu,w,Rt)
Vd.w=vasl(Vu,Vv,W)
Vd.w=vasr(Vu,w,Rt)
Vd.w=vasr(Vu,w,Vv,W)

Vd.w=vlsr(Vu.w,Vv.w)

Round to next smaller element size

Vd.h=vround(Vu,h,Vv.h):sat
Vd.h=vround(Vu.w,Vv.w):sat
Vd.ub=vround(Vu,h,Vv.h):sat
Vd.uh=vround(Vu.w,Vv.w):sat

Bit counting

Vd.h=vnormamt(Vu.h)
Vd.h=vpocount(Vu.h)
Vd.uh=vclo(Vu.uh)
Vd.uw=vclo(Vu.uw)
Vd.w=vnormamt(Vu.w)

HVX/STORE

Store - byte-enabled aligned

if ([!]Qv4) vmem(Rt):nt=Vs
if ([!]Qv4) vmem(Rt)=Vs
if ([!]Qv4) vmem(Rt+#\$4):nt=Vs
if ([!]Qv4) vmem(Rt+#\$4)=Vs
if ([!]Qv4) vmem(Rx++#\$3):nt=Vs
if ([!]Qv4) vmem(Rx++#\$3)=Vs
if ([!]Qv4) vmem(Rx++Mu):nt=Vs
if ([!]Qv4) vmem(Rx++Mu)=Vs

Store - new

if ([!]Pv) vmem(Rt+#\$4):nt=Os8.new
if ([!]Pv) vmem(Rt+#\$4)=Os8.new
if ([!]Pv) vmem(Rx++#\$3):nt=Os8.new
if ([!]Pv) vmem(Rx++#\$3)=Os8.new
if ([!]Pv) vmem(Rx++Mu):nt=Os8.new
if ([!]Pv) vmem(Rx++Mu)=Os8.new
vmem(Rt)=Os8.new
vmem(Rt+#\$4):nt=Os8.new
vmem(Rt+#\$4)=Os8.new
vmem(Rx++#\$3):nt=Os8.new
vmem(Rx++#\$3)=Os8.new
vmem(Rx++Mu):nt=Os8.new
vmem(Rx++Mu)=Os8.new

Store - aligned

if ([!]Pv) vmem(Rt):nt=Vs
if ([!]Pv) vmem(Rt)=Vs
if ([!]Pv) vmem(Rt+#\$4):nt=Vs
if ([!]Pv) vmem(Rt+#\$4)=Vs
if ([!]Pv) vmem(Rx++#\$3):nt=Vs
if ([!]Pv) vmem(Rx++#\$3)=Vs
if ([!]Pv) vmem(Rx++Mu):nt=Vs
if ([!]Pv) vmem(Rx++Mu)=Vs
vmem(Rt)=Vs
vmem(Rt+#\$4):nt=Vs
vmem(Rt+#\$4)=Vs
vmem(Rx++#\$3):nt=Vs
vmem(Rx++#\$3)=Vs
vmem(Rx++Mu):nt=Vs
vmem(Rx++Mu)=Vs
if ([!]Pv) vmemmu(Rt):nt=Vs
if ([!]Pv) vmemmu(Rt+#\$4)=Vs
if ([!]Pv) vmemmu(Rx++#\$3)=Vs
if ([!]Pv) vmemmu(Rx++#\$3)=Vs
if ([!]Pv) vmemmu(Rx++Mu):nt=Vs
if ([!]Pv) vmemmu(Rx++Mu)=Vs
vmemmu(Rt)=Vs
vmemmu(Rt+#\$4)=Vs
vmemmu(Rx++#\$3)=Vs
vmemmu(Rx++#\$3)=Vs
vmemmu(Rx++Mu)=Vs