# Architecture Source: [https://docs.qualcomm.com/doc/80-70015-26/topic/architecture.html](https://docs.qualcomm.com/doc/80-70015-26/topic/architecture.html) The following figure shows the architecture and its components involved in communicating data over Ethernet on RB3 Gen 2 development kit. Figure : Ethernet architecture on RB3 Gen 2 development kit VBackground-1 Solid.1000 Page-1 Sheet.1 Applications Applications Sheet.2 Linux kernel network stack Linux kernel network stack Sheet.3 Ethernet/switch driver Ethernet/switch driver Sheet.4 PHY driver 1, 2,...n PHY driver 1, 2,...n Sheet.5 Ethernet/switch hardware Ethernet/switch hardware Sheet.6 PHY hardware 1, 2,...n PHY hardware 1, 2,...n Sheet.7 RJ45/IX 1, 2,…n RJ45/IX 1, 2,…n Sheet.8 Sheet.9 Sheet.10 Sheet.11 Sheet.12 Sheet.13 Sheet.14 Sheet.15 Sheet.16 Laptop Sheet.18 Sheet.19 Sheet.20 Laptop.21 Sheet.22 Sheet.23 Sheet.24 Sheet.25 Sheet.26 Sheet.27 Sheet.28 User space User space Sheet.29 Kernel space Kernel space Sheet.30 APSS APSS Sheet.31 PCIe connect PCIe connect Sheet.32 Ethernet hardware Ethernet hardware Sheet.1002 Developer specific Developer specific Sheet.1003 Open-source Open-source Sheet.1004 Software Software Sheet.1005 Hardware Hardware The components of Ethernet architecture are described as follows. | Component | Description | | --- | --- | | Application processor subsystem (APSS) | | | Ethernet driver | | | PHY driver | | | Ethernet hardware (RB3 Gen 2 development kit) | | Last Published: Oct 14, 2024 [Previous Topic Features](https://docs.qualcomm.com/bundle/publicresource/80-70015-26/topics/features.md) [Next Topic Tools](https://docs.qualcomm.com/bundle/publicresource/80-70015-26/topics/tools.md)