Page-1

# Architecture Source: [https://docs.qualcomm.com/doc/80-70014-26/topic/architecture.html](https://docs.qualcomm.com/doc/80-70014-26/topic/architecture.html) The following figure shows the architecture and its components involved in communicating data over Ethernet. Figure : Ethernet architecture The components of Ethernet architecture are described as follows. | Component | Description | | --- | --- | | Application processor subsystem (APSS) |

Runs on a Linux-based operating system.

Interacts with Linux kernel drivers for data connectivity.

| | Ethernet driver |

A software driver in the Linux kernel.

Provides data connectivity over a wired Ethernet interface.

| | PHY driver |

A low-level driver dedicated to manage the Ethernet physical
layer.

Implements a software state machine required to handle the
lifecycle of PHY, from initialization to link
establishment.

Interacts with an underlying Management Data Input/Output (MDIO)
to access the PHY register and perform operations such as
detecting alive and/or linked PHYs.

| | Ethernet hardware |

Both QEP and AQR PHYs are validated on RB3 Gen 2 platform.
- QEP PHY for 2.5 GbE is available by default. It is
  enabled and verified on 1 x QEP8121 IX connector.
- AQR PHY for 10 GbE is optional. It is verified on 1 x
  AQR113C IX connector.
- For more information, see RB3 Gen 2 main board
  and interposer block diagram.
Note: The outputs shown in the
subsequent sections are based on the verification of both
QEP8121 and AQR113C PHYs.

To bring up hardware configurations other than the configuration
provided by Qualcomm, see Bring up alternate hardware enablement.

For more information on Universal Serial Bus (USB) Ethernet
connection, see Ethernet.

| Last Published: Jul 11, 2024 [Previous Topic Features](https://docs.qualcomm.com/bundle/publicresource/80-70014-26/topics/features.md) [Next Topic Tools](https://docs.qualcomm.com/bundle/publicresource/80-70014-26/topics/tools.md)